- 29 Apr, 2019 2 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
fmc-bus has been replaced by a simpler platform driver, this means that: - IRQ needs to come through the standard kernel API - Calibration data cannot be read from the fmc-bus, the user (through an udev rule for example) should pass this information to the driver instance. By default the card will run uncalibrated. - registration must happen by other means and not from fmc-bus like before. - FPGA must be programmed before, the driver cannot do it anymore Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 15 Apr, 2019 5 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 19 Feb, 2019 7 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
All calibration values are stored as little endian. For this reason we should convert all incoming and outcoming values from little endian to the host endianess. Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 18 Feb, 2019 7 commits
-
-
Federico Vaga authored
-
Federico Vaga authored
This program does nothing more than this: dd if=eeprom of=calibration_data ibs=1 skip=256 count=108 obs=108 But it takes the shape of a C program so that we can validate input and we can play with the offset (skip) based on our needs. And we can print them in a more readable format Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Here we do a little hack because I'm already thinking about a future verison of this driver. Instead of providing a calibration binary attribute the driver offers an eeprom_config binary attribute where you can write data as if it was on the eeprom (calibration data included). The driver will extract the calibration and configure the ADC. I'm doing this because we plan to move to platform devices instead of fmc devices. For this reason the access to the eeprom will not be easy as today. To begin with we will have a binary attrbibute where you can write your eeprom content. Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Tristan Gingold authored
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
this patch indroduces an overflow bug: bb859ef7 drv bugfix according to ZIO offset is uV hwval is 32bit, but since user values are now bigger (uV) the multiplication can overflow. We use 64bit to avoid it. Signed-off-by: Federico Vaga <federico.vaga@cern.ch> Signed-off-by: Milosz Malczak <milosz.malczak@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 27 Nov, 2018 2 commits
-
-
Federico Vaga authored
-
Federico Vaga authored
the current index variable was not correctly incremented, with the consequence that under certain conditions the return value was wrong. Signed-off-by: Federico Vaga <federico.vaga@cern.ch> Co-Developed: Dimitris Lampridis <Dimitris.Lampridis@cern.ch>
-
- 22 Oct, 2018 2 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 19 Oct, 2018 3 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 18 Oct, 2018 2 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
We have always been useing an uncalibrated DAC value whenever we were using 'test data' or the input configuration was in open-drain. We recently discovered that this is not true, and actually the voltage range on the input channel is 1V. For this reason the DAC value still needs to be fixed with eeprom calibration data. Signed-off-by: Federico Vaga <federico.vaga@cern.ch> Acked-by: Dimitris Lampridis <Dimitris.Lampridis@cern.ch>
-
- 27 Jun, 2018 2 commits
-
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 26 Feb, 2018 6 commits
-
-
Federico Vaga authored
This prevent to get confused about the value of this register. Whenever the user starts a new acquisition we reset the last triggered register. This guarantee that the value shown comes from the last acquisition Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
The driver's users are supposed to use the generic `adc-lib` library from OHWR. Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Enabling the software trigger by default it does not cause any harm and it simplifies the code and the interface. The user is free to disable it using the `source` attribute from sysfs. Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
The gateware version 5 does not have anymore the selection between internal or external trigger. Instead, there is the possibility to have more that one trigger source enabled. Internals: - the acquisition metadata now provides a whiterabbit timestamp and information about the trigger source that started the acquisition Registers change: - one register to enable/disable all trigger sources - one register to set the polarity on all the triggers - threshould/hysteresis for each channel - delay on the following triggers: ext, channel[1; 4] Sysfs changes - add attributes to configure threshould - trigger "enable" will restore the last known enable status
-
Federico Vaga authored
In gateware version 5 the logic of the FMC reset bit change from active low to active high: "reset: {1: reset, 0 unreset}". Here with this patch we do a complete reset cycle of the FMC mezzanine. The sleeping time between reset and unreset is huge but we do not care much, this is just the initialization. Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
- 14 Feb, 2018 2 commits
-
-
Federico Vaga authored
In gateware v5 all the necessary compensations are done in FPGA Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
-