.../Vivado-3878-lapte24154/coregen/clock_temp/clock_temp.xci

.../Vivado-3878-lapte24154/coregen/clock_temp/clock_temp.xml

...3878-lapte24154/coregen/interrupt_temp/interrupt_temp.xci

...3878-lapte24154/coregen/interrupt_temp/interrupt_temp.xml

.../Vivado-3878-lapte24154/coregen/reset_temp/reset_temp.xci

.../Vivado-3878-lapte24154/coregen/reset_temp/reset_temp.xml

...type.ip_user_files/bd/system_design/hdl/system_design.vhd

...n_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd

...st_v3_2_2/FASEC_hwtest.srcs/sources_1/new/dac7716_spi.vhd

...st_v3_2_2/FASEC_hwtest.srcs/sources_1/new/general_fmc.vhd

...hwtest_v3_2_2/FASEC_hwtest.srcs/sources_1/new/top_mod.vhd

...t_v3_2_2/ip_cores/hdl_lib/modules/axi4/axi4lite_slave.vhd

..._v3_2_2/ip_cores/hdl_lib/modules/general/clockDivider.vhd

...v3_2_2/ip_cores/hdl_lib/modules/general/counterUpDown.vhd

...2_2/ip_cores/hdl_lib/modules/general/doubleBufferEdge.vhd

..._v3_2_2/ip_cores/hdl_lib/modules/general/pulseMeasure.vhd

..._2_2/ip_cores/hdl_lib/modules/general/spi_transceiver.vhd

...fasec_hwtest_v3_2_2/ip_cores/hdl_lib/modules/main_pkg.vhd

...user_files/sim_scripts/system_design/activehdl/README.txt

...user_files/sim_scripts/system_design/activehdl/compile.do