xadc dma still in design; made xadc input signals external for Zynq floorplan... (937568d2) · Commits · Projects / FPGA and ARM SoC FMC Carrier FASEC

Commit 937568d2 authored 8 years ago by

Pieter Van Trappen

xadc dma still in design; made xadc input signals external for Zynq floorplan...

xadc dma still in design; made xadc input signals external for Zynq floorplan routing (requirement\!)

parent 3c4a7523

Branches

No related merge requests found

Expand all Hide whitespace changes

Inline Side-by-side

Showing

FASEC_prototype.ip_user_files/bd/system_design/hdl/system_design.vhd 4431 additions, 0 deletions

...type.ip_user_files/bd/system_design/hdl/system_design.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v 288 additions, 0 deletions

.../ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v 348 additions, 0 deletions

.../ip/system_design_auto_pc_1/sim/system_design_auto_pc_1.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_dma_0_0/sim/system_design_axi_dma_0_0.vhd 411 additions, 0 deletions

...stem_design_axi_dma_0_0/sim/system_design_axi_dma_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_0_0/sim/system_design_axi_wb_i2c_master_0_0.vhd 174 additions, 0 deletions

...2c_master_0_0/sim/system_design_axi_wb_i2c_master_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_1_0/sim/system_design_axi_wb_i2c_master_1_0.vhd 174 additions, 0 deletions

...2c_master_1_0/sim/system_design_axi_wb_i2c_master_1_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd 174 additions, 0 deletions

...2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd 282 additions, 0 deletions

...n_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_clk_gen.vhd 378 additions, 0 deletions

..._adapt/system_design_gig_ethernet_pcs_pma_0_0_clk_gen.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_clock_div.vhd 191 additions, 0 deletions

...dapt/system_design_gig_ethernet_pcs_pma_0_0_clock_div.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_rx_rate_adapt.vhd 151 additions, 0 deletions

.../system_design_gig_ethernet_pcs_pma_0_0_rx_rate_adapt.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_tx_rate_adapt.vhd 240 additions, 0 deletions

.../system_design_gig_ethernet_pcs_pma_0_0_tx_rate_adapt.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0.vhd 308 additions, 0 deletions

..._pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_block.vhd 677 additions, 0 deletions

..._0/synth/system_design_gig_ethernet_pcs_pma_0_0_block.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_clocking.vhd 238 additions, 0 deletions

...synth/system_design_gig_ethernet_pcs_pma_0_0_clocking.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_gt_common.vhd 238 additions, 0 deletions

...ynth/system_design_gig_ethernet_pcs_pma_0_0_gt_common.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_reset_sync.vhd 175 additions, 0 deletions

...nth/system_design_gig_ethernet_pcs_pma_0_0_reset_sync.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_resets.vhd 105 additions, 0 deletions

...0/synth/system_design_gig_ethernet_pcs_pma_0_0_resets.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_support.vhd 377 additions, 0 deletions

.../synth/system_design_gig_ethernet_pcs_pma_0_0_support.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_sync_block.vhd 174 additions, 0 deletions

...nth/system_design_gig_ethernet_pcs_pma_0_0_sync_block.vhd

with 9534 additions and 0 deletions

Please register or to comment