xadc dma; fasec_hwtest updated to v2.8.1 (spi, memory-mapping); tcl script for... (3c4a7523) · Commits · Projects / FPGA and ARM SoC FMC Carrier FASEC

Commit 3c4a7523 authored 8 years ago by

Pieter Van Trappen

xadc dma; fasec_hwtest updated to v2.8.1 (spi, memory-mapping); tcl script for...

xadc dma; fasec_hwtest updated to v2.8.1 (spi, memory-mapping); tcl script for compile time and commit id

parent 8abdaa0b

Branches

No related merge requests found

Expand all Hide whitespace changes

Inline Side-by-side

Showing

FASEC_prototype.ip_user_files/bd/system_design/hdl/system_design.vhd 0 additions, 2794 deletions

...type.ip_user_files/bd/system_design/hdl/system_design.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v 0 additions, 348 deletions

.../ip/system_design_auto_pc_0/sim/system_design_auto_pc_0.v
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_0_0/sim/system_design_axi_wb_i2c_master_0_0.vhd 0 additions, 174 deletions

...2c_master_0_0/sim/system_design_axi_wb_i2c_master_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_1_0/sim/system_design_axi_wb_i2c_master_1_0.vhd 0 additions, 174 deletions

...2c_master_1_0/sim/system_design_axi_wb_i2c_master_1_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_axi_wb_i2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd 0 additions, 174 deletions

...2c_master_2_0/sim/system_design_axi_wb_i2c_master_2_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd 0 additions, 282 deletions

...n_fasec_hwtest_0_0/sim/system_design_fasec_hwtest_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_clk_gen.vhd 0 additions, 378 deletions

..._adapt/system_design_gig_ethernet_pcs_pma_0_0_clk_gen.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_clock_div.vhd 0 additions, 191 deletions

...dapt/system_design_gig_ethernet_pcs_pma_0_0_clock_div.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_rx_rate_adapt.vhd 0 additions, 151 deletions

.../system_design_gig_ethernet_pcs_pma_0_0_rx_rate_adapt.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/sgmii_adapt/system_design_gig_ethernet_pcs_pma_0_0_tx_rate_adapt.vhd 0 additions, 240 deletions

.../system_design_gig_ethernet_pcs_pma_0_0_tx_rate_adapt.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0.vhd 0 additions, 308 deletions

..._pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_block.vhd 0 additions, 677 deletions

..._0/synth/system_design_gig_ethernet_pcs_pma_0_0_block.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_clocking.vhd 0 additions, 238 deletions

...synth/system_design_gig_ethernet_pcs_pma_0_0_clocking.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_gt_common.vhd 0 additions, 238 deletions

...ynth/system_design_gig_ethernet_pcs_pma_0_0_gt_common.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_reset_sync.vhd 0 additions, 175 deletions

...nth/system_design_gig_ethernet_pcs_pma_0_0_reset_sync.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_resets.vhd 0 additions, 105 deletions

...0/synth/system_design_gig_ethernet_pcs_pma_0_0_resets.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_support.vhd 0 additions, 377 deletions

.../synth/system_design_gig_ethernet_pcs_pma_0_0_support.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/system_design_gig_ethernet_pcs_pma_0_0_sync_block.vhd 0 additions, 174 deletions

...nth/system_design_gig_ethernet_pcs_pma_0_0_sync_block.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/transceiver/system_design_gig_ethernet_pcs_pma_0_0_cpll_railing.vhd 0 additions, 124 deletions

...r/system_design_gig_ethernet_pcs_pma_0_0_cpll_railing.vhd
FASEC_prototype.ip_user_files/bd/system_design/ip/system_design_gig_ethernet_pcs_pma_0_0/synth/transceiver/system_design_gig_ethernet_pcs_pma_0_0_gtwizard.vhd 0 additions, 528 deletions

...eiver/system_design_gig_ethernet_pcs_pma_0_0_gtwizard.vhd

with 0 additions and 7850 deletions

Please register or to comment