Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Zynq Ultrascale-based System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Zynq Ultrascale-based System Board
Commits
f8994bd7
Commit
f8994bd7
authored
May 11, 2022
by
Alén Arias Vázquez
😎
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
return 0
parent
402014aa
Pipeline
#3648
passed with stages
in 109 minutes and 31 seconds
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
0 deletions
+2
-0
fpga_device.tcl
gw/common-ip/fpga_device/tcl/fpga_device.tcl
+2
-0
No files found.
gw/common-ip/fpga_device/tcl/fpga_device.tcl
View file @
f8994bd7
...
...
@@ -40,6 +40,8 @@ proc convert_tag_to_number { tag } {
set minor
[
format %02X
[
lindex
$list
_num 1
]
]
set patch
[
format %04X
[
lindex
$list
_num 2
]
]
return
[
concat
$major$minor$patch
]
}
else
{
return 0
}
}
else
{
return 0
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment