Change RZQ pin for SVEC bank5 DDR controller from L25 (V0) to G25 (V1 or higher).
git-svn-id: http://svn.ohwr.org/ddr3-sp6-core/trunk@109 739e5516-d4a2-47df-ba96-5610c1fa693f
Showing
This diff is collapsed.
Please
register
or
sign in
to comment