Commit 428a9d35 authored by Adrian Byszuk's avatar Adrian Byszuk

Fix PCIe PIPE mode simulation

parent c412a235
...@@ -1940,7 +1940,7 @@ begin ...@@ -1940,7 +1940,7 @@ begin
generic map( generic map(
PL_FAST_TRAIN => PL_FAST_TRAIN, PL_FAST_TRAIN => PL_FAST_TRAIN,
PCIE_EXT_CLK => "FALSE", PCIE_EXT_CLK => "FALSE",
PIPE_SIM_MODE => "FALSE" PIPE_SIM_MODE => PIPE_SIM_MODE
) )
port map( port map(
-------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------------------------------------------------------
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment