Fix PCIe PIPE mode simulation

428a9d35 · Adrian Byszuk · c412a235 · 428a9d35
Commit 428a9d35 authored Mar 06, 2013 by Adrian Byszuk
Hide whitespace changes
Inline Side-by-side

Showing with 1 addition and 1 deletion

bpm_pcie_k7.vhd hdl/top/pcie/bpm_pcie_k7.vhd +1 -1

No files found.
--- a/hdl/top/pcie/bpm_pcie_k7.vhd
+++ b/hdl/top/pcie/bpm_pcie_k7.vhd
@@ -1940,7 +1940,7 @@ begin
  generic map(
    PL_FAST_TRAIN => PL_FAST_TRAIN,
    PCIE_EXT_CLK => "FALSE",
-    PIPE_SIM_MODE => "FALSE"
+    PIPE_SIM_MODE => PIPE_SIM_MODE
  )
  port map(
    --------------------------------------------------------------------------------------------------------------------