Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
P
pts-base
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Analyze
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
This is an archived project. Repository and other project resources are read-only.
misc
pts-base
Commits
2ff9a8c4
Commit
2ff9a8c4
authored
12 years ago
by
Matthieu Cattin
Browse files
Options
Downloads
Patches
Plain Diff
common:gn4124: Remove dma start but clearing, clear is done already in hw.
parent
f582ba4d
Branches
Branches containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
common/gn4124.py
+4
-1
4 additions, 1 deletion
common/gn4124.py
with
4 additions
and
1 deletion
common/gn4124.py
+
4
−
1
View file @
2ff9a8c4
...
...
@@ -72,9 +72,11 @@ class CGN4124:
PAGE_SIZE
=
4096
# bytes
def
rd_reg
(
self
,
bar
,
addr
):
#print("GN4124:READ: bar:0x%1X reg:0x%08X" % (bar,addr))
return
self
.
bus
.
iread
(
bar
,
addr
,
4
)
def
wr_reg
(
self
,
bar
,
addr
,
value
):
#print("GN4124:WRITE: bar:0x%1X reg:0x%08X data:0x%08X" % (bar,addr,value))
self
.
bus
.
iwrite
(
bar
,
addr
,
4
,
value
)
def
__init__
(
self
,
bus
,
csr
):
...
...
@@ -176,6 +178,7 @@ class CGN4124:
# - Only supports 32-bit host address
# - Supports up to 128 items
def
add_dma_item
(
self
,
carrier_addr
,
host_addr
,
length
,
dma_dir
,
last_item
):
#print("GN4124:ADD_DMA_ITEM: item cnt:%d"%self.dma_item_cnt)
if
(
0
==
self
.
dma_item_cnt
):
# write the first DMA item in the carrier
self
.
dma_csr
.
wr_reg
(
self
.
R_DMA_CARRIER_START_ADDR
,
carrier_addr
)
...
...
@@ -229,7 +232,7 @@ class CGN4124:
#while(('Idle' == self.get_dma_status()) or
# ('Busy' == self.get_dma_status())):
# pass
self
.
dma_csr
.
wr_bit
(
self
.
R_DMA_CTL
,
self
.
DMA_CTL_START
,
0
)
#
self.dma_csr.wr_bit(self.R_DMA_CTL, self.DMA_CTL_START, 0)
# Abort DMA transfer
def
abort_dma
(
self
):
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment