Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Projects
Overview
Overview
Details
Activity
Issues
915
Issues
915
List
Board
Labels
Milestones
Merge Requests
28
Merge Requests
28
Members
Members
Collapse sidebar
Close sidebar
Open sidebar
Projects
Merge Requests
Open
28
Merged
187
Closed
84
All
299
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Label priority
Priority
Created date
Last updated
Milestone
Popularity
Label priority
fix snmp sfp dom accuracy
wr-switch-sw!5
· opened
Mar 19, 2024
by
Fabian Mauchle
bug
0
updated
Mar 19, 2024
preserve dot-config during firmware upgrade
wr-switch-sw!4
· opened
Mar 12, 2024
by
Fabian Mauchle
0
updated
Mar 12, 2024
WIP: Resolve "Use Verible for Verilog formatting"
urv-core!4
· opened
Feb 12, 2024
by
Shareef Jalloq
0
updated
Feb 12, 2024
WIP: Resolve "Bug: register x0 should be hardwired to zero"
urv-core!3
· opened
Feb 12, 2024
by
Shareef Jalloq
0
updated
Feb 12, 2024
Option to include .mk at end of generated Makefile
hdl-make!30
· opened
Jan 25, 2024
by
Istvan Kiss
develop
0
updated
Jan 25, 2024
Add support for legacy LiberoSoC 11.9 as separate tool file, ProASIC3 support; rebased onto latest Develop branch
hdl-make!29
· opened
Jan 24, 2024
by
Istvan Kiss
develop
6
updated
Jan 25, 2024
WIP: Resolve "inferred_async_fifo_dual_reset : spurious pulse on almost_full_int after reset"
general-cores!59
· opened
Jan 22, 2024
by
Alexis Marquet
0
updated
Jan 22, 2024
make wr_s_lock_timeout board dependent
ppsi!6
· opened
Dec 12, 2023
by
Peter Jansweijer
adam-wrpc-v5
1
updated
Apr 06, 2024
Resolve "demo_vunit_ghdl_testbench"
general-cores!55
· opened
Dec 12, 2023
by
Konstantinos Blantos
kostas_dev
4
updated
Feb 21, 2024
snmpset odd payload bug
wrpc-sw!16
· opened
Dec 05, 2023
by
Konstantinos Asteriou
wrpc-v5
4
updated
Dec 11, 2023
Resolve "Keep RSA/DSA key between reflash"
wr-switch-sw!3
· opened
Oct 06, 2023
by
Fabian Mauchle
dev
0
updated
Mar 12, 2024
Merge Develop into Master to have an stable v1 in master
diot-sb-igl!9
· opened
Jul 04, 2023
by
Alén Arias Vázquez
v1.0
0
updated
Sep 18, 2023
solve bug: mpll won't lock after reset.
wrpc-sw!11
· opened
Jul 04, 2023
by
Peter Jansweijer
wrpc-v5
bug
3
updated
Nov 27, 2023
Minor updates to the AXI4 package
general-cores!23
· opened
Dec 15, 2022
by
Tomasz Wlostowski
proposed_master
3
updated
Dec 16, 2022
Rework of SystemVerilog shared simulation code
general-cores!22
· opened
Dec 15, 2022
by
Tomasz Wlostowski
proposed_master
5
updated
Dec 16, 2022
doc/hardware: add information about LEDs
fmc-tdc!1
· opened
Nov 25, 2022
by
Adam Wujek
0
updated
Jul 14, 2023
WIP: added new script
diot-reliability!3
· opened
Sep 27, 2022
by
Alén Arias Vázquez
0
updated
Sep 27, 2022
fmc_eeprom - small improvements and fix to make legacy code run on modern (x64) systems
pts-base!2
· opened
Jul 25, 2022
by
Pieter Van Trappen
0
updated
Jul 25, 2022
VUnit support for hdl-make, Improvements on Quartus synthesis setting file generation
hdl-make!20
· opened
Jun 24, 2022
by
David Belohrad
develop
0
updated
Nov 02, 2023
Fixed an issue where the "RESPONSE_READ" was skipped.
general-cores!17
· opened
May 13, 2022
by
Pascal Bos
proposed_master
bug
0
updated
May 13, 2022
Prev
1
2
Next