Commits · 8acb2ee277e0a3eb95fd88978b3d537338d542a5 · fmc-projects / fmc-tdc / fmc-tdc-1ns-5cha-gw

Jun 21, 2012

synthesis and par files for tdc v2 · 8acb2ee2

egousiou authored 12 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@79 85dfdc96-de2c-444c-878d-45b388be74a9

8acb2ee2

Jun 20, 2012
- temp storage of test production suite python scripts · c95ba653
  egousiou authored 12 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@78 85dfdc96-de2c-444c-878d-45b388be74a9
```
  c95ba653
Jun 14, 2012
- changes for new version (v2) of TDC mezz · 84739413
  egousiou authored 12 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@77 85dfdc96-de2c-444c-878d-45b388be74a9
```
  84739413
Jun 11, 2012

added logic for controlling the mezzanine DAC that controls the OSC1 that controls the PLL! · d34e1405

egousiou authored 12 years ago

added leds_manager unit to remove logic from top level
/!\treatment of 2 bugs in data_formatting (not completed though, check top_tdc.vhd comments) 


git-svn-id: http://svn.ohwr.org/fmc-tdc@76 85dfdc96-de2c-444c-878d-45b388be74a9

d34e1405

May 18, 2012

I) Use of latest gn4124_core version (with pipelined CSR) · 14637348

egousiou authored 12 years ago

II) Use of wb_addr_decoder.vhd
III) Added I2C for mezzanine, 1-wire for mezzanine and 1-wire for carrier 
IV) Implemented irq_generator.vhd
V) Use of irq_controller.vhd
VI) clks_rsts_manager.vhd: Changed the internal reset generation; added DFFs to pll_sdi_o, pll_cs_o outputs
VII) General revamping, comments added, units and signals renamed

git-svn-id: http://svn.ohwr.org/fmc-tdc@75 85dfdc96-de2c-444c-878d-45b388be74a9

14637348

Nov 16, 2011
- Syn folder after manual cleanup to remove svn lock · fea36da1
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@74 85dfdc96-de2c-444c-878d-45b388be74a9
```
  fea36da1
- trying to cleanup svn · a03c43a2
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@73 85dfdc96-de2c-444c-878d-45b388be74a9
```
  a03c43a2
- Most of the comments from the code review have been integrated · 17667554
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@72 85dfdc96-de2c-444c-878d-45b388be74a9
```
  17667554
Nov 11, 2011

Comments gathered in summary · a86d35bc

penacoba authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@71 85dfdc96-de2c-444c-878d-45b388be74a9

a86d35bc

Uploaded Tom's comments for the review · 6c090d60
twlostow authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@70 85dfdc96-de2c-444c-878d-45b388be74a9
```
6c090d60

· 9eebe296

egousiou authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@69 85dfdc96-de2c-444c-878d-45b388be74a9

9eebe296

One more file reviewed. · cd6e955a

serrano authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@68 85dfdc96-de2c-444c-878d-45b388be74a9

cd6e955a

First quick assessment of some of the files. · 3f142deb
serrano authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@67 85dfdc96-de2c-444c-878d-45b388be74a9
```
3f142deb

Nov 08, 2011
- Comments added on the VHDL code · 49fc1bea
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@66 85dfdc96-de2c-444c-878d-45b388be74a9
```
  49fc1bea
- Missing files from the acam test · 10895a83
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@65 85dfdc96-de2c-444c-878d-45b388be74a9
```
  10895a83
- Synthesis results · 1216d1c6
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@64 85dfdc96-de2c-444c-878d-45b388be74a9
```
  1216d1c6
- Simulation folder updated · 7bc6f27d
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@63 85dfdc96-de2c-444c-878d-45b388be74a9
```
  7bc6f27d
- Timing problems solved by adding registers on the Term En outputs · 7f3e7a0e
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@59 85dfdc96-de2c-444c-878d-45b388be74a9
```
  7f3e7a0e
- Completion of the Coregen files from the new version of the Xilin 13.3 software · d4b1ca52
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@58 85dfdc96-de2c-444c-878d-45b388be74a9
```
  d4b1ca52
- New versions of the core from Coregen to instantiate the RAM block for the Circular Buffer · f33ef0bc
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@57 85dfdc96-de2c-444c-878d-45b388be74a9
```
  f33ef0bc
Nov 01, 2011
- Operational version with full timestamps and no timing errors · 07d08c43
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@56 85dfdc96-de2c-444c-878d-45b388be74a9
```
  07d08c43
Oct 24, 2011
- Testbench adapted to new values for start retrigger · 9800f270
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@55 85dfdc96-de2c-444c-878d-45b388be74a9
```
  9800f270
- First complete version. Simulation ok. Pending from synthesis. · 57ec601c
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@54 85dfdc96-de2c-444c-878d-45b388be74a9
```
  57ec601c
Oct 20, 2011

Raw_timestamps version · 8250f67c

penacoba authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@53 85dfdc96-de2c-444c-878d-45b388be74a9

8250f67c

Oct 18, 2011

Improved models for testbench · 757b8fff

penacoba authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@52 85dfdc96-de2c-444c-878d-45b388be74a9

757b8fff

Operational version of the data engine FSM · 320d75f0

penacoba authored 13 years ago

+ corrected bug of start_from_fpga generation after reset


git-svn-id: http://svn.ohwr.org/fmc-tdc@51 85dfdc96-de2c-444c-878d-45b388be74a9

320d75f0

· dc894263

penacoba authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@50 85dfdc96-de2c-444c-878d-45b388be74a9

dc894263

Oct 11, 2011
- New Register Control module for the core based in RAM block · fbdc4006
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@49 85dfdc96-de2c-444c-878d-45b388be74a9
```
  fbdc4006
Oct 06, 2011

Version synthesised and tried on hardware, that allows read/write on the... · 8c49a6d8

penacoba authored 13 years ago

Version synthesised and tried on hardware, that allows read/write on the memory through the CSR port.


git-svn-id: http://svn.ohwr.org/fmc-tdc@48 85dfdc96-de2c-444c-878d-45b388be74a9

8c49a6d8

Memory core generated by coregen. · b5af3b6c

penacoba authored 13 years ago

git-svn-id: http://svn.ohwr.org/fmc-tdc@47 85dfdc96-de2c-444c-878d-45b388be74a9

b5af3b6c

Generated circular buffer with RAM block. · 4af69194
penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@46 85dfdc96-de2c-444c-878d-45b388be74a9
```
4af69194

Oct 04, 2011
- First version of binary file that obtains correct timestamps from the ACAM for any delay. · 07fa5b23
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@45 85dfdc96-de2c-444c-878d-45b388be74a9
```
  07fa5b23
- Udpated simulations · e4bc3c96
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@44 85dfdc96-de2c-444c-878d-45b388be74a9
```
  e4bc3c96
- Adjusted test_bench · 4a2b9391
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@43 85dfdc96-de2c-444c-878d-45b388be74a9
```
  4a2b9391
- Modifications of the Acam enable and start from FPGA for correct operation · 442adcb5
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@42 85dfdc96-de2c-444c-878d-45b388be74a9
```
  442adcb5
Sep 23, 2011
- Modifications for large Tstart pulse · d7077e06
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@41 85dfdc96-de2c-444c-878d-45b388be74a9
```
  d7077e06
Aug 03, 2011
- Top reorganized, and outputs for the Acam properly registered. · 8d74d3fa
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@40 85dfdc96-de2c-444c-878d-45b388be74a9
```
  8d74d3fa
Jul 29, 2011
- New preliminary modules after design specification review · 552710a7
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@39 85dfdc96-de2c-444c-878d-45b388be74a9
```
  552710a7
- simulation files clean-up · a4e6cbd1
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@38 85dfdc96-de2c-444c-878d-45b388be74a9
```
  a4e6cbd1
- Synthesis scripts after the ACAM TDC test · ab7af5fd
  penacoba authored 13 years ago
```
git-svn-id: http://svn.ohwr.org/fmc-tdc@37 85dfdc96-de2c-444c-878d-45b388be74a9
```
  ab7af5fd