Skip to content

Explore projects

  • Projects / Hdlmake

    GNU General Public License v3.0 only

    Tool for generating multi-purpose makefiles for FPGA projects.

    Main features:

    makefile generation for: fetching modules from repositories simulating HDL projects synthesizing HDL projects synthesizing projects remotely (keeping your local resources free) generating multi-vendor project files (no clicking in the IDE!) many other things without involving make and makefiles

    Hdlmake supports modularity, scalability, revision control systems. Hdlmake can be run on any Linux or Windows machine with any HDL More info at the Wiki page

    Updated
    Updated
  • Projects / VME64x core

    GNU Lesser General Public License v2.1 only

    A VHDL core for a VME64x slave. The other side behaves like a Wishbone master.

    More info at the Wiki page
    Updated
    Updated
  • SAMD21-based monitoring module for DI/OT power supply and fan tray.

    Updated
    Updated
  • White Rabbit Trigger Distribution project. More info at the Wiki page

    Updated
    Updated
  • A simple 4-lane PCIe carrier for a low pin count FPGA Mezzanine Card (VITA 57). It supports the White Rabbit timing and control network. Commercially available. Linux and Labview drivers available for some mezzanine cards. More info at the Wiki page

    Updated
    Updated
  • A simple VME64x carrier for two low pin count FPGA Mezzanine Cards (VITA 57). It has memory and clocking resources and supports the White Rabbit timing and control network. Commercially available. More info at the Wiki page

    Updated
    Updated
  • Projects / PPSi

    GNU Lesser General Public License v2.1 only

    A Precise Time Protocol (PTP, IEEE 1588) software stack whose single source code can be compiled for many architectures (POSIX systems, WR switch, WR node, ...) and which is easily extensible.

    Updated
    Updated
  • A meta project used to discuss and present information about Open Hardware and related subjects. More info at the Wiki page More info about the CERN Open Hardware licence More info about the OHR.org site support

    Updated
    Updated
  • FmcDIO5chTTLa is a 5-bit port digital IO card in FMC form-factor. Each single-bit port can be configured individually as input or output. The I/Os on LEMO 00 connectors are TTL compatible. Commercially available. More info at the Wiki page

    Updated
    Updated
  • Idrogen is an Arria10 FPGA board with FMC mezzanine.

    PCB design is performed by IJCLab / CNRS-IN2P3. Firmware is developed by Observatoire Radioastronomique de Nançay (ORN) / Observatoire de Paris/ CNRS-INSU

    Updated
    Updated
  • A White Rabbit compliant Network Interface Card (NIC) based on the SPEC and the DIO FMC. This project hosts the HDL and associated software to configure the SPEC so it behaves as a NIC under the Linux OS.

    Updated
    Updated
  • A software framework for Linux device drivers aimed at supporting controls and data acquisition hardware. ZIO supports sub-nanosecond timestamps, block-oriented input and output and transport of meta-data with the data samples. Users can change the buffer type and trigger type associated with a device at run time, and all of devices, triggers and buffers are easily implemented as add-on modules.

    The PF_ZIO implementation, currently in beta status, implements a network interface to the ZIO transport, which allows each I/O channel to generate or receive network frames. Applications see the network of devices and can talk with several of them from the same socket. We support SOCK_STREAM, SOCK_DGRAM and SOCK_RAW.

    Updated
    Updated
  • This library provides a generic API for ADC devices, so that applications can use this API to access any of the supported ADC boards. Currently the library supports the following boards:

    fmc-adc-100m14b14cha

    For testing and debugging purpose it supports also a couple of virtual boards that you can use to start the development of your application.

    More info at the Wiki page

    Updated
    Updated
  • Brian Koropoff / Hdlmake

    GNU General Public License v3.0 only

    Tool for generating multi-purpose makefiles for FPGA projects.

    Main features:

    makefile generation for: fetching modules from repositories simulating HDL projects synthesizing HDL projects synthesizing projects remotely (keeping your local resources free) generating multi-vendor project files (no clicking in the IDE!) many other things without involving make and makefiles

    Hdlmake supports modularity, scalability, revision control systems. Hdlmake can be run on any Linux or Windows machine with any HDL More info at the Wiki page

    Updated
    Updated
  • SDB (Self-describing Bus) allows to enumerate the cores that are live in the current FPGA binary, either from the host computer or from the internal soft-core CPU in the FPGA itself. The project provides the software support and the specification. More info at the Wiki page

    Updated
    Updated
  • A system to characterize large area silicon pad sensors with several hundred channels. This repository contains the microcontroller firmware.

    Updated
    Updated
  • A software suite written in Python to help with production tests of PCBs. AKA PTS.

    %(red)This pts-base project is used to re-organise the current pts project In the future this project will replace the existing pts project.

    More info at the Wiki page

    Updated
    Updated
  • Collection of WRTD reference designs provided by (and used at) CERN

    Topics: WRTD
    Updated
    Updated
  • Programmable attenuator of RF signals with very high voltage range (50mV – 1000 V) for protecting digitizers against damage by high voltage signals. Four channels with SMA connectors; Three attenuation values: 0, -20, -40 dB; Bandwidth: DC – 2 GHz.

    Updated
    Updated
  • A software framework for Linux device drivers aimed at supporting controls and data acquisition hardware. ZIO supports sub-nanosecond timestamps, block-oriented input and output and transport of meta-data with the data samples. Users can change the buffer type and trigger type associated with a device at run time, and all of devices, triggers and buffers are easily implemented as add-on modules.

    The PF_ZIO implementation, currently in beta status, implements a network interface to the ZIO transport, which allows each I/O channel to generate or receive network frames. Applications see the network of devices and can talk with several of them from the same socket. We support SOCK_STREAM, SOCK_DGRAM and SOCK_RAW.

    Updated
    Updated