Commit 1d6a3860 authored by Henrique Silva's avatar Henrique Silva

Fix FPGA Reset signal treatment

The interruption handling function and the pin that was being configured
as interruption were wrong
parent 05d603c6
......@@ -68,7 +68,7 @@
* 255 - power fail
*/
void EINT3_IRQHandler( void )
void EINT2_IRQHandler( void )
{
static TickType_t last_time;
TickType_t current_time = xTaskGetTickCountFromISR();
......@@ -154,7 +154,7 @@ void payload_init( void )
#endif
/* Configure FPGA reset button interruption on front panel */
Chip_IOCON_PinMux(LPC_IOCON, GPIO_FPGA_RESET_PORT, GPIO_FPGA_RESET_PIN, IOCON_MODE_INACT, IOCON_FUNC1);
Chip_IOCON_PinMux(LPC_IOCON, GPIO_FRONT_BUTTON_PORT, GPIO_FRONT_BUTTON_PIN, IOCON_MODE_INACT, IOCON_FUNC1);
irq_set_priority( EINT2_IRQn, configMAX_SYSCALL_INTERRUPT_PRIORITY - 1);
irq_enable( EINT2_IRQn );
......
......@@ -71,6 +71,10 @@
#define HOT_SWAP_HANDLE_PIN 13
#define HOT_SWAP_HANDLE_FUNC 0
/* Front Panel BUTTON */
#define GPIO_FRONT_BUTTON_PORT 2
#define GPIO_FRONT_BUTTON_PIN 12
/* DCDC converters */
#define GPIO_EN_P1V2_PORT 0
#define GPIO_EN_P1V2_PIN 23
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment