-
Benoit Rat authored
The output 9 => 10MHz output (CLK1), is disable until PLL is resync with WR to force the output of two different switches to be in phase.
47a041e0
Name |
Last commit
|
Last update |
---|---|---|
binaries | ||
build | ||
configs | ||
doc | ||
hwinfo-sdb | ||
kernel | ||
patches | ||
robustness/coding | ||
scripts | ||
usb-loader | ||
userspace | ||
.gitignore | ||
.gitmodules | ||
COPYING | ||
Kconfig | ||
Makefile | ||
Makefile.kconfig | ||
README |