Commit 47a041e0 authored by Benoit Rat's avatar Benoit Rat

binaries: disable 10MHz output in rt_cpu.elf

The output 9 => 10MHz output (CLK1), is disable until PLL is resync with
WR to force the output of two different switches to be in phase.
parent 490d802d
No preview for this file type
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment