Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Commits
2ca38be9
Commit
2ca38be9
authored
Apr 03, 2023
by
John Gill
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
VTU timestamp fix
parent
cfa9dbec
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
3 deletions
+6
-3
iqdac_io.vhd
hdl/rtl/iqdac_io.vhd
+3
-0
vtu_blk.vhd
hdl/rtl/vtu_blk.vhd
+3
-3
No files found.
hdl/rtl/iqdac_io.vhd
View file @
2ca38be9
...
@@ -36,6 +36,9 @@ architecture rtl of iqdac_io is
...
@@ -36,6 +36,9 @@ architecture rtl of iqdac_io is
begin
begin
-- Look. I and Q are _inverted_. The RF mixer post IQ DAC
-- is an upside conversion to 247(=223.5+23.5) MHz. We need
-- the downside conversion, so invert I and Q to the IQ DAC.
dac_qdata
<=
'1'
&
iqdac_qdata_i
;
dac_qdata
<=
'1'
&
iqdac_qdata_i
;
dac_idata
<=
'0'
&
iqdac_idata_i
;
dac_idata
<=
'0'
&
iqdac_idata_i
;
...
...
hdl/rtl/vtu_blk.vhd
View file @
2ca38be9
...
@@ -758,7 +758,7 @@ begin
...
@@ -758,7 +758,7 @@ begin
begin
begin
if
(
rising_edge
(
clk_vtu_x2_i
))
then
if
(
rising_edge
(
clk_vtu_x2_i
))
then
sync_data_oserdes_r
<=
sync_data_oserdes
;
sync_data_oserdes_r
<=
sync_data_oserdes
;
vtu_trig_redge_r
<=
vtu_trig_redge
;
vtu_trig_redge_r
<=
vtu_trig_redge
;
end
if
;
end
if
;
end
process
;
end
process
;
...
@@ -775,6 +775,7 @@ begin
...
@@ -775,6 +775,7 @@ begin
process
(
clk_sys_i
)
is
process
(
clk_sys_i
)
is
begin
begin
if
(
rising_edge
(
clk_sys_i
))
then
if
(
rising_edge
(
clk_sys_i
))
then
first_vtu_trig_active_r
<=
first_vtu_trig_active
;
if
vtu_trig_redge_sys
=
'1'
then
if
vtu_trig_redge_sys
=
'1'
then
last_vtu_trig_tai_sec_r
<=
X"000000"
&
tm_tai_i
;
last_vtu_trig_tai_sec_r
<=
X"000000"
&
tm_tai_i
;
last_vtu_trig_tai_cycles_r
<=
X"0"
&
tm_cycles_i
;
last_vtu_trig_tai_cycles_r
<=
X"0"
&
tm_cycles_i
;
...
@@ -782,8 +783,7 @@ begin
...
@@ -782,8 +783,7 @@ begin
first_vtu_trig_tai_sec_r
<=
X"000000"
&
tm_tai_i
;
first_vtu_trig_tai_sec_r
<=
X"000000"
&
tm_tai_i
;
first_vtu_trig_tai_cycles_r
<=
X"0"
&
tm_cycles_i
;
first_vtu_trig_tai_cycles_r
<=
X"0"
&
tm_cycles_i
;
end
if
;
end
if
;
first_vtu_trig_active_r
<=
first_vtu_trig_active
;
end
if
;
end
if
;
end
if
;
end
if
;
end
process
;
end
process
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment