-
Benoit Rat authored
The output 9 => 10MHz output (CLK1), is disable until PLL is resync with WR to force the output of two different switches to be in phase.
47a041e0
The output 9 => 10MHz output (CLK1), is disable until PLL is resync with WR to force the output of two different switches to be in phase.