An error occurred while loading the file. Please try again.
-
Grzegorz Daniluk authored
Compiled from wrpc-sw commit: 3e4f8d1 rt_cpu: disable PLL verbose mode by default (output on UART is blocking and greatly slows down LDPC port calibration in the WR Switch)
c6f246dc