PL_LVDS_CLKS_PERIPHERAL_CTRL: voltage division resistor network not needed for WR_CLK and REF_CLK, they are both LVDS
If you still prefer to keep it for protection from wrong clock generator configuration, place a note in schematics.
If you still prefer to keep it for protection from wrong clock generator configuration, place a note in schematics.