Xilinx design checklist and dummy FPGA design to verify pin assignments
Have you filled Xilinx checklist for ZU+ devices to verify the design (power sequencing, decoupling caps, etc.)
It's also usually useful to have a dummy FPGA design just to verify I/Os/clocks/MGTs assignment.