feed softpll with locked signals from plls multiplying ext. 10MHz in to 62.5MHz (81f37c2f) · Commits · Projects / White Rabbit Switch - Gateware · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

W

White Rabbit Switch - Gateware
- Activity
- Members
- Labels
- Releases
- Environments
- Incidents
- Service Desk

Snippets Groups Projects

Projects
White Rabbit Switch - Gateware
Commits
81f37c2f

Commit 81f37c2f authored 9 years ago by

Grzegorz Daniluk

Downloads
- Patches
- Plain Diff

feed softpll with locked signals from plls multiplying ext. 10MHz in to 62.5MHz

parent c03875dc

No related merge requests found

Changes 9

Hide whitespace changes

Inline Side-by-side

Showing

ip_cores/wr-cores 1 addition, 1 deletion

ip_cores/wr-cores
modules/wrsw_rt_subsystem/wrsw_rt_subsystem.vhd 3 additions, 0 deletions

modules/wrsw_rt_subsystem/wrsw_rt_subsystem.vhd
platform/xilinx/ext_pll_100_to_62m.vhd 5 additions, 4 deletions

platform/xilinx/ext_pll_100_to_62m.vhd
platform/xilinx/ext_pll_10_to_100.vhd 5 additions, 4 deletions

platform/xilinx/ext_pll_10_to_100.vhd
top/bare_top/scb_top_bare.vhd 2 additions, 0 deletions

top/bare_top/scb_top_bare.vhd
top/bare_top/wrsw_components_pkg.vhd 2 additions, 0 deletions

top/bare_top/wrsw_components_pkg.vhd
top/bare_top/wrsw_top_pkg.vhd 1 addition, 0 deletions

top/bare_top/wrsw_top_pkg.vhd
top/scb_18ports/scb_top_synthesis.vhd 17 additions, 7 deletions

top/scb_18ports/scb_top_synthesis.vhd
top/scb_8ports/scb_top_synthesis.vhd 16 additions, 7 deletions

top/scb_8ports/scb_top_synthesis.vhd

with 52 additions and 23 deletions

0% or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment