Skip to content
GitLab
Explore
Sign in
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
wr-switch-hdl-usp-eval
top
scb_18ports
scb_top_synthesis.xdc
Find file
Blame
History
Permalink
Disabled inter-clock timing analysis.
· 8a8f768f
Marek Gumiński
authored
Aug 12, 2019
Just to try implementation....
8a8f768f