Skip to content
GitLab
Explore
Sign in
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
wr-switch-hdl-usp-eval
top
scb_18ports
scb_top_synthesis.vhd
Find file
Blame
History
Permalink
Replaced some vector ranges with constants (partially)
· 80f1d321
Marek Gumiński
authored
Aug 21, 2019
80f1d321