Skip to content
GitLab
Explore
Sign in
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
wr-switch-hdl-usp-eval
top
scb_18ports
scb_top_synthesis.xdc
Find file
Blame
History
Permalink
Changed clock frequency definitions.
· 720c1d3f
Marek Gumiński
authored
Sep 12, 2019
720c1d3f