Skip to content
GitLab
Explore
Sign in
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
wr-switch-hdl-usp-eval
platform
xilinx
ext_pll_10_to_100.vhd
Find file
Blame
History
Permalink
feed softpll with locked signals from plls multiplying ext. 10MHz in to 62.5MHz
· 81f37c2f
Grzegorz Daniluk
authored
Jul 14, 2015
81f37c2f