-
Maciej Lipinski authored
because of assigning clock signals, sometimes that simulator gets lost, in such case the input ch{0/1}_rx_data_o is faster than ch{0/1}_rx_rbclk_o. To make sure it works ok, artificial 1ns delay is introduced.c23ed1b5
| Name |
Last commit
|
Last update |
|---|---|---|
| ip_cores | ||
| modules | ||
| platform | ||
| sim | ||
| syn/spec_1_1/wr_core_demo | ||
| testbench | ||
| top | ||
| .gitignore | ||
| .gitmodules | ||
| Manifest.py | ||
| README | ||
| README_IMPORTANT |