Commit 3b347340 authored by Peter Jansweijer's avatar Peter Jansweijer

replace dio(1) with 62.5 MHz out clock

parent 054200a6
Pipeline #2033 failed with stage
in 0 seconds