Commit 0f1615da authored by Committed by Grzegorz Daniluk
wr_softpll_ng: 'reversed' mode for DDMTDs that does not require DDMTD counters in clk_in domain.
This may fix the WRs locking offsets issue & save a lot of FPGA resources. Signed-off-by: Grzegorz Daniluk <firstname.lastname@example.org>
Showing with 66 additions and 44 deletions