Skip to content
Snippets Groups Projects

platform/xilinx/xwrc_platform_vivado.vhd: Generate direct DMTD clock using a BUFR

Merged Frederik Pfautsch (MLE) requested to merge mle/upstream/7series-bufr-clk-divide into wrpc-v5

Instead of generating the 62.5MHz DMTD clock using a process, divide an incoming 125MHz clock by 2 using a BUFR on 7Series FPGA (similarly to the Ultrascale+ path).

Signed-off-by: Frederik Pfautsch frederik.pfautsch@missinglinkelectronics.com

Merge request reports

Checking pipeline status.

Approval is optional

Merged by Tristan GingoldTristan Gingold 7 months ago (Jun 13, 2024 3:17pm UTC)

Merge details

  • Changes merged into wrpc-v5 with e4b6e6ad.
  • Deleted the source branch.

Activity

Filter activity
  • Approvals
  • Assignees & reviewers
  • Comments (from bots)
  • Comments (from users)
  • Commits & branches
  • Edits
  • Labels
  • Lock status
  • Mentions
  • Merge request status
  • Tracking
Please register or sign in to reply