Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
W
White Rabbit core collection
Manage
Activity
Members
Labels
Plan
Issues
33
Issue boards
Milestones
Wiki
Code
Merge requests
4
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
White Rabbit core collection
Commits
92e0396e861fc09b4742e450f280fa0ca44e5c24
Select Git revision
20 results
wr-cores
sim
endpoint_regs.v
Author
Search by author
Any Author
authors
Adam Wujek
awujek
A. Hahn
AHGSI
Alén Arias Vázquez
alariasv
Andela Kostic
akostic
Antoine Back
aback
Antonin Broquet
broquet
Benoit Rat
benoit
Cedric Viou
CedricDV
Cesar Prados
bradomyn
Christos Gentsos
cgentsos
Denia Bouhired-Ferrag
dbouhired
Dimitris Lampridis
dlampridis
Erik van der Bij
erikvanderbij
Evangelia Gousiou
egousiou
Frans Schreuder
fransschreuder
Frederik Pfautsch (MLE)
fpfautsch
Grzegorz Daniluk
greg.d
Guido Visser
guidov
Harvey Leicester
hleicest
Ilia Slepnev
islepnev
20 authors
Aug 22, 2011
simulation models: updated Endpoint's register definitions
· 92e0396e
Tomasz Wlostowski
authored
13 years ago
92e0396e
Aug 17, 2011
wr_endpoint: added Verilog register list for simulation
· b4ab815c
Tomasz Wlostowski
authored
13 years ago
b4ab815c
Aug 14, 2011
wr_endpoint: changed module name & renamed some simulation models
· bb129d4f
Tomasz Wlostowski
authored
13 years ago
bb129d4f
Jul 21, 2011
Added simulation models
· 408c7ef8
Tomasz Wlostowski
authored
13 years ago
408c7ef8