Skip to content
Snippets Groups Projects
Commit e4a21ea1 authored by Dimitris Lampridis's avatar Dimitris Lampridis
Browse files

modules/wr_endpoint: pulse synchroniser for pfilter_done should use the rx clock reset (input side)

parent 7b34c90c
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment