Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
W
White Rabbit core collection
Manage
Activity
Members
Labels
Plan
Issues
33
Issue boards
Milestones
Wiki
Code
Merge requests
3
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
White Rabbit core collection
Commits
8b6f09f5
Commit
8b6f09f5
authored
8 months ago
by
Imre Pechan
Browse files
Options
Downloads
Patches
Plain Diff
fix: add missing file and fix timing error
parent
f6be2e44
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
top/damc-fmc2zup_ref_design/Manifest.py
+1
-0
1 addition, 0 deletions
top/damc-fmc2zup_ref_design/Manifest.py
top/damc-fmc2zup_ref_design/damc_fmc2zup_ref_timing.xdc
+2
-0
2 additions, 0 deletions
top/damc-fmc2zup_ref_design/damc_fmc2zup_ref_timing.xdc
with
3 additions
and
0 deletions
top/damc-fmc2zup_ref_design/Manifest.py
+
1
−
0
View file @
8b6f09f5
...
...
@@ -3,6 +3,7 @@ fetchto = "../../ip_cores"
files
=
[
"
damc_fmc2zup_ref_top.vhd
"
,
"
damc_fmc2zup_ref_top.xdc
"
,
"
damc_fmc2zup_ref_timing.xdc
"
]
modules
=
{
...
...
This diff is collapsed.
Click to expand it.
top/damc-fmc2zup_ref_design/damc_fmc2zup_ref_timing.xdc
+
2
−
0
View file @
8b6f09f5
...
...
@@ -11,3 +11,5 @@ create_clock -name clk_200 -period 5 [get_ports clk_200_p]
set_false_path -to [get_pins {cmp_xwrc_board_damc_fmc2zup/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/gen_straight.clk_i_d0_reg/D}]
set_false_path -to [get_pins {cmp_xwrc_board_damc_fmc2zup/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/gen_straight.clk_i_d0_reg/D}]
set_false_path -to [get_pins {cmp_xwrc_board_damc_fmc2zup/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_sync_tag_strobe/sync_posedge.sync0_reg/D}]
set_clock_groups -asynchronous -group [get_clocks clk_pl_1] -group [get_clocks clk_125m_pllref]
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment