Skip to content
GitLab
Explore
Sign in
Projects
White Rabbit core collection
Repository
Branches
Overview
Active
Stale
All
tom-afcz-jul29
d18df8d0
·
platform/xilinx: include Xilinx's GTHE4 IP in Manifest
·
Aug 06, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-ertm14-aug25
bcf8ff2b
·
wr_core: expose UART FIFO configuration to wr_core generics
·
Aug 27, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
greg-pxie-fmc
62211821
·
pxie_fmc: add missing constraints file
·
Sep 07, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
nayib_spec7_txtsclk_fix
eac0e30a
·
Splitted the tx_timestamp signal in two clock domains; refclk for phys output, sysclk for lm32
·
Sep 09, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
peter_clbv2_3_4
f704f50e
·
Splitted the tx_timestamp signal in two clock domains; refclk for phys output, sysclk for lm32
·
Sep 11, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-afcz-rebased
dae412fa
·
platform/xilinx: include Xilinx's GTHE4 IP in Manifest
·
Sep 11, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-sis83k-rebased
4ff7c9a1
·
platform/xilinx: revert to Vivado-generated wrapper for GTHE3
·
Sep 11, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
pascal_spec7_v5
bf99cb6e
·
Added processing system to ref design.
·
Sep 14, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
guidov_spec7_v5_hpsec
fe9fac2f
·
Modified for the HPSEC the 125MHz input is own W5 and W6 125.000 MHz GTX reference
·
Sep 15, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
proposed_spec7
0c446e81
·
repaired pll_clk_sel_o being inverted
·
Sep 21, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
peter_spec7_v5
276cf6db
·
Repaired wrc_core memory map comment (due to Toms commit
3e433e26
"wrc_core:...
·
Sep 22, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
proposed_spec7_v5
276cf6db
·
Repaired wrc_core memory map comment (due to Toms commit
3e433e26
"wrc_core:...
·
Sep 22, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-svec7
112099e2
·
wr_gtx_phy_family7: made clock buffers optional through generic
·
Oct 02, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
gsi_master_get_back_on_track_oct2020_softpll_fix
7fc7954a
·
wr_core/softpll_ng: fixed irq bug
·
Oct 26, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-nov02
7771d098
·
wr_core: added generic to select LM32 RAM address space size (128/256 kB). Default = 128 kB
·
Nov 02, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-nov06
d5952890
·
platform/xilinx/wr_gtp_phy: added Vivado-generated wrapper files for GTHE3
·
Nov 06, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
adam-192k
69b9be7f
·
more LM32 memory for software development
·
Nov 13, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
greg-256k
2915154b
·
more LM32 memory for software development
·
Nov 13, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
ML-tmp-virtex5_phy_resets
8fa73b6e
·
[PHY/Virtex5] synchronize resets with rx_clk
·
Dec 05, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
tom-dec07
bf13e6b9
·
virtex5: bypass internal PHY 8b10b decoder + improved alignment detect/reset
·
Dec 07, 2020
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Prev
1
2
3
4
5
6
7
8
9
Next