... | ... | @@ -72,7 +72,7 @@ provided. |
|
|
|10-05-2012|Working on BLT, MBLT and 2eSST implementation.|
|
|
|
|06-06-2012|Added data swap modes. A64, 2eVME and 2eSST not yet implemented. Independent tester added to team.|
|
|
|
|30-07-2012|SINGLE, BLT (D32), MBLT (D64) transfers in A16, A24, A32 and A64 address modes working <br/> on VFC V2 and SVEC V0. A ROACK type IRQ Controller is provided.|
|
|
|
|30-11-2012|Student Davide Pedretti left CERN. [Thesis](https://www.ohwr.org/project/vme64x-core/wikis/Documents/Design-implementation-and-test-of-a-VME-to-WB-interface) available. Core works.|
|
|
|
|30-11-2012|Student Davide Pedretti left CERN. [Thesis](/Documents/Design,-implementation-and-test-of-a-VME-to-WB-interface) available. Core works.|
|
|
|
|07-03-2013|Several bugs found and corrected. Core is working, but needs a good review.|
|
|
|
|01-07-2013|Migrated the repository to Git.|
|
|
|
|29-05-2013|Core re-used as basis for design at GSI.|
|
... | ... | |