| ... | ... | @@ -61,93 +61,29 @@ provided. |
|
|
|
|
|
|
|
## Project Status
|
|
|
|
|
|
|
|
<table>
|
|
|
|
<tbody>
|
|
|
|
<tr class="odd">
|
|
|
|
<td><strong>Date</strong></td>
|
|
|
|
<td><b> Event </b></td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>01-04-2010</td>
|
|
|
|
<td>Start working on project.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>25-05-2010</td>
|
|
|
|
<td>First HDL release.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>10-02-2011</td>
|
|
|
|
<td>First register read/write made with the core on the VFC.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>01-02-2012</td>
|
|
|
|
<td>New student will work full time on project.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>03-05-2012</td>
|
|
|
|
<td>Core has been modified to implement CSR space. CSR and single R/W working on [VFC V2](https://www.ohwr.org/project/fmc-vme-carrier/wiki).</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>10-05-2012</td>
|
|
|
|
<td>Working on BLT, MBLT and 2eSST implementation.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>06-06-2012</td>
|
|
|
|
<td>Added data swap modes. A64, 2eVME and 2eSST not yet implemented. Independent tester added to team.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>30-07-2012</td>
|
|
|
|
<td>SINGLE, BLT (D32), MBLT (D64) transfers in A16, A24, A32 and A64 address modes working<br />
|
|
|
|
on VFC V2 and SVEC V0. A ROACK type IRQ Controller is provided.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>30-11-2012</td>
|
|
|
|
<td>Student Davide Pedretti left CERN. <a href="https://www.ohwr.org/project/vme64x-core/wikis/Documents/Design-implementation-and-test-of-a-VME-to-WB-interface">Thesis</a> available. Core works.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>07-03-2013</td>
|
|
|
|
<td>Several bugs found and corrected. Core is working, but needs a good review.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>01-07-2013</td>
|
|
|
|
<td>Migrated the repository to Git.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>29-05-2013</td>
|
|
|
|
<td>Core re-used as basis for design at GSI.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>29-11-2013</td>
|
|
|
|
<td>Bug <a href="https://www.ohwr.org/work_packages/873">multiple cards DTACKing on same CSR address</a> found.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>11-12-2013</td>
|
|
|
|
<td>Decided to start in 2014 a new project to rewrite/cleanup the core to make it better maintainable.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>20-10-2014</td>
|
|
|
|
<td>Project in same state as in 2013 and used reliably in many places.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>20-10-2014</td>
|
|
|
|
<td>Found issue with [WB error handling](https://www.ohwr.org/work_packages/1078).</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>12-01-2017</td>
|
|
|
|
<td>Tom Levens working on a clean-up of the VME64x core in order to reduce the footprint and fix open issues.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>01-09-2017</td>
|
|
|
|
<td>Tristan Gingold started to work on it to make the module more usable and maintainable.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="even">
|
|
|
|
<td>02-10-2017</td>
|
|
|
|
<td>Work completed.</td>
|
|
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>14-12-2017</td>
|
|
|
|
<td>Release 2.0</td>
|
|
|
|
</tr>
|
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|**Date**|**Event**|
|
|
|
|
|----|----|
|
|
|
|
|01-04-2010|Start working on project.|
|
|
|
|
|25-05-2010|First HDL release.|
|
|
|
|
|10-02-2011|First register read/write made with the core on the VFC.|
|
|
|
|
|01-02-2012|New student will work full time on project.|
|
|
|
|
|03-05-2012|Core has been modified to implement CSR space. CSR and single R/W working on [VFC V2](https://www.ohwr.org/project/fmc-vme-carrier/wiki).|
|
|
|
|
|10-05-2012|Working on BLT, MBLT and 2eSST implementation.|
|
|
|
|
|06-06-2012|Added data swap modes. A64, 2eVME and 2eSST not yet implemented. Independent tester added to team.|
|
|
|
|
|30-07-2012|SINGLE, BLT (D32), MBLT (D64) transfers in A16, A24, A32 and A64 address modes working
|
|
|
|
on VFC V2 and SVEC V0. A ROACK type IRQ Controller is provided.|
|
|
|
|
|30-11-2012|Student Davide Pedretti left CERN. [Thesis](https://www.ohwr.org/project/vme64x-core/wikis/Documents/Design-implementation-and-test-of-a-VME-to-WB-interface) available. Core works.|
|
|
|
|
|07-03-2013|Several bugs found and corrected. Core is working, but needs a good review.|
|
|
|
|
|01-07-2013|Migrated the repository to Git.|
|
|
|
|
|29-05-2013|Core re-used as basis for design at GSI.|
|
|
|
|
|29-11-2013|Bug [multiple cards DTACKing on same CSR address](https://www.ohwr.org/work_packages/873) found.|
|
|
|
|
|11-12-2013|Decided to start in 2014 a new project to rewrite/cleanup the core to make it better maintainable.|
|
|
|
|
|20-10-2014|Project in same state as in 2013 and used reliably in many places.|
|
|
|
|
|20-10-2014|Found issue with [WB error handling](https://www.ohwr.org/work_packages/1078).|
|
|
|
|
|12-01-2017|Tom Levens working on a clean-up of the VME64x core in order to reduce the footprint and fix open issues.|
|
|
|
|
|01-09-2017|Tristan Gingold started to work on it to make the module more usable and maintainable.|
|
|
|
|
|02-10-2017|Work completed.|
|
|
|
|
|14-12-2017|Release 2.0|
|
|
|
|
|
|
|
|
|
|
|
|
|
