| ... | ... | @@ -54,7 +54,7 @@ transfers. |
|
|
|
|
|
|
|
- [Wishbone System-on-chip (SoC) Interconnection Architecture for
|
|
|
|
Portable IP Cores, Revision
|
|
|
|
B4](https://www.ohwr.org/1479)
|
|
|
|
B4](http://cdn.opencores.org/downloads/wbspec_b4.pdf)
|
|
|
|
- VME64 ANSI/VITA 1 1994
|
|
|
|
- VME64 Extensions ANSI/VITA 1.1 1997
|
|
|
|
- ANSI/VITA 1.5-2003 2eSST
|
| ... | ... | @@ -139,5 +139,5 @@ on VFC V2 and SVEC V0. A ROACK type IRQ Controller is provided.</td> |
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
Davide Pedretti, Erik van der Bij - 20 October 2014
|
|
|
|
Davide Pedretti, Erik van der Bij - 21 January 2015
|
|
|
|
|
