VME Core 64x wrapper for Verilog instantiation.

This wrapper allows the instantiation of the VHDL core in a Verilog top. Different tools interpret verilog/vhdl parameters in different ways. This file is intended to use parameter types most commonly supported. This version keeps only the parameters to reduce maintenance, but it could be made more generic.