Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
U
urv-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
urv-core
Commits
8efd2565
Commit
8efd2565
authored
Mar 07, 2018
by
Tristan Gingold
Committed by
Dimitris Lampridis
Mar 19, 2018
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Remove trailing spaces.
parent
82b33448
Show whitespace changes
Inline
Side-by-side
Showing
15 changed files
with
319 additions
and
356 deletions
+319
-356
urv_csr.v
rtl/urv_csr.v
+22
-29
urv_debug.v
rtl/urv_debug.v
+36
-38
urv_decode.v
rtl/urv_decode.v
+32
-35
urv_defs.v
rtl/urv_defs.v
+4
-4
urv_divide.v
rtl/urv_divide.v
+18
-19
urv_exceptions.v
rtl/urv_exceptions.v
+23
-26
urv_exec.v
rtl/urv_exec.v
+61
-68
urv_fetch.v
rtl/urv_fetch.v
+15
-18
urv_iram.v
rtl/urv_iram.v
+48
-50
urv_multiply.v
rtl/urv_multiply.v
+14
-19
urv_regfile.v
rtl/urv_regfile.v
+12
-13
urv_shifter.v
rtl/urv_shifter.v
+7
-8
urv_timer.v
rtl/urv_timer.v
+9
-9
urv_writeback.v
rtl/urv_writeback.v
+9
-9
xurv_core.vhd
rtl/xurv_core.vhd
+9
-11
No files found.
rtl/urv_csr.v
View file @
8efd2565
...
...
@@ -133,10 +133,3 @@ module urv_csr
endmodule
rtl/urv_debug.v
View file @
8efd2565
...
...
@@ -187,5 +187,3 @@ module urv_debug
end
rtl/urv_decode.v
View file @
8efd2565
...
...
@@ -328,6 +328,3 @@ module urv_decode
assign
x_rd_write_o
=
x_rd_write
;
endmodule
// rv_decode
rtl/urv_defs.v
View file @
8efd2565
rtl/urv_divide.v
View file @
8efd2565
...
...
@@ -141,4 +141,3 @@ module urv_divide
endmodule
// rv_divide
rtl/urv_exceptions.v
View file @
8efd2565
...
...
@@ -198,6 +198,3 @@ module urv_exceptions
x_exception_o
<=
1
;
endmodule
// urv_exceptions
rtl/urv_exec.v
View file @
8efd2565
...
...
@@ -463,10 +463,3 @@ module urv_exec
endmodule
// urv_exec
rtl/urv_fetch.v
View file @
8efd2565
...
...
@@ -93,6 +93,3 @@ module urv_fetch
end
// else: !if(rst_i)
endmodule
// urv_fetch
rtl/urv_iram.v
View file @
8efd2565
...
...
@@ -241,7 +241,6 @@ module urv_iram
integer
tmp
,
f
,
addr
;
reg
[
31
:
0
]
data
;
reg
[
8
*
20
-
1
:
0
]
cmd
;
...
...
@@ -268,7 +267,7 @@ module urv_iram
begin
tmp
=
$
fscanf
(
f
,
"%s %08x %08x"
,
cmd
,
addr
,
data
)
;
tmp
=
$
fscanf
(
f
,
"%s %08x %08x"
,
cmd
,
addr
,
data
)
;
if
(
cmd
==
"write"
)
begin
mem
[
addr
%
g_size
][
31
:
24
]
=
data
[
31
:
24
]
;
...
...
@@ -454,4 +453,3 @@ endmodule // urv_iram
`endif
// `ifdef URV_PLATFORM_ALTERA
rtl/urv_multiply.v
View file @
8efd2565
...
...
@@ -217,8 +217,3 @@ module urv_multiply
w_rd_o
<=
yl_xl
+
{
yl_xh
[
14
:
0
]
,
17'h0
}
+
{
yh_xl
[
14
:
0
]
,
17'h0
};
endmodule
// urv_multiply
rtl/urv_regfile.v
View file @
8efd2565
...
...
@@ -158,4 +158,3 @@ module urv_regfile
end
// always@ *
endmodule
// urv_regfile
rtl/urv_shifter.v
View file @
8efd2565
...
...
@@ -89,4 +89,3 @@ module urv_shifter
w_rd_o
<=
shift_post
;
endmodule
// urv_shifter
rtl/urv_timer.v
View file @
8efd2565
rtl/urv_writeback.v
View file @
8efd2565
rtl/xurv_core.vhd
View file @
8efd2565
...
...
@@ -296,5 +296,3 @@ begin
end
wrapper
;
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment