Skip to content
GitLab
Explore
Sign in
Projects
urv-core
Repository
urv-core
rtl
urv_regfile.v
Find file
Blame
History
Permalink
Set r0 to 0 during reset (for flash FPGAs).
· e5f1afaf
Tristan Gingold
authored
Feb 11, 2020
e5f1afaf