• Jean-Paul Ricaud's avatar
    VHDL : added 5 kHzclock to padding function · b0272366
    Jean-Paul Ricaud authored
     On branch development
    
    	modified:   fpga/TimEX3/TimEX3_eeprom.mcs
    	modified:   fpga/sources/src_clkpadding/clkpadding_config.txt
    	new file:   fpga/sources/src_clkpadding/clkpadding_padding.vhdl
    	modified:   fpga/sources/src_clkpadding/clkpadding_top.vhdl
    	modified:   fpga/sources/top.vhdl
    	modified:   pcb/gerber/Transcode Report.txt
    b0272366
Name
Last commit
Last update
CAD Loading commit data...
cPCI Loading commit data...
fpga Loading commit data...
licenses Loading commit data...
pcb Loading commit data...
sch Loading commit data...
readme.txt Loading commit data...
timex3.pro Loading commit data...