Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Commits
6d407b82
Commit
6d407b82
authored
Nov 06, 2017
by
Dimitris Lampridis
Committed by
Tristan Gingold
Feb 03, 2021
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Check CYC as well as STB in a WB cycle
parent
02b5ad67
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
vmecore_test.vhd
hdl/top/vmecore_test/vmecore_test.vhd
+1
-1
No files found.
hdl/top/vmecore_test/vmecore_test.vhd
View file @
6d407b82
...
...
@@ -117,7 +117,7 @@ begin
counter
<=
counter
-
1
;
end
if
;
if
slave_i
.
stb
=
'1'
then
if
slave_i
.
stb
=
'1'
and
slave_i
.
cyc
=
'1'
then
if
slave_i
.
adr
(
13
downto
12
)
=
"00"
then
-- Save transaction (very cheap scope).
last_trans
(
23
downto
0
)
<=
slave_i
.
adr
(
23
downto
0
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment