... | ... | @@ -43,6 +43,12 @@ timing performance. |
|
|
\* Aim: smooth replacement of existing SPEC that is a cheap *Simple FMC
|
|
|
carrier with WR support*.
|
|
|
|
|
|
* It is believed that an ADEV of 1e-13 over 100 sec should be
|
|
|
achievable on the SPEC7 if the same oscillator is used as in the [WRS
|
|
|
Low-Jitter
|
|
|
Daughterboard](https://www.ohwr.org/project/wrs-low-jitter/wiki) (a
|
|
|
4-layer PCB).
|
|
|
|
|
|
* The existing SPEC with WRS are the two flagship OH projects and the
|
|
|
SPEC7 therefore may not fail as project.
|
|
|
|
... | ... | @@ -99,8 +105,8 @@ alternative. |
|
|
- cf.
|
|
|
[XC6SLX45T-3FGG484C](https://www.eciaauthorized.com/en/search/XC6SLX45T-3FGG484C)
|
|
|
on SPEC: (~84 Euro without STEP pricing)
|
|
|
- 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, *only 3
|
|
|
left for FMC and SATA*).
|
|
|
- 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, 1 for
|
|
|
FMC <s>as on SPEC</s> and 2 for SATA).
|
|
|
- A 70T in FBG484 package cannot be used as has only 4 GTX
|
|
|
Transceivers (No need to check if can be used on
|
|
|
footprint of FBG676)
|
... | ... | @@ -120,7 +126,9 @@ alternative. |
|
|
Euro)
|
|
|
- [XC7A100T-2FGG676C](https://www.eciaauthorized.com/en/search/XC7A100T-2FGG676C)
|
|
|
(~180 Euro)
|
|
|
- FBG484 package allows only 4 GTX transceivers (x1 PCIe?).
|
|
|
- FBG484 package allows only 4 GTX transceivers (1 used for PCIe
|
|
|
1x(\!), 1 for SFP, 1 for FMC <s>as on SPEC</s> and only 1 for
|
|
|
SATA instead of 2).
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
... | ... | @@ -207,16 +215,15 @@ alternative. |
|
|
|
|
|
### SATA
|
|
|
|
|
|
- Cannot have SATA anymore?
|
|
|
- Proposed Xilinx has only 8 GTX Transceivers max (4 used for
|
|
|
PCIe, 1 for SFP, *only 3 left for FMC and SATA*)
|
|
|
\* Cannot have SATA anymore?
|
|
|
|
|
|
<!-- end list -->
|
|
|
*\* 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, 1 for FMC
|
|
|
<s>as on SPEC</s> and 2 for SATA).
|
|
|
|
|
|
- Liked to keep same two SATA connectors as on SPEC.
|
|
|
- Keep same two SATA connectors as on SPEC.
|
|
|
- Planned to be used on SPEC for daisy-chaining triggers between
|
|
|
SPECs with FMC-ADCs with modified gateware. However, until now
|
|
|
not used.
|
|
|
SPECs with FMC-ADCs with modified gateware. However, no users
|
|
|
that we know of (external users possibly?)
|
|
|
- Is a connector specifically for internal use (i.e., not
|
|
|
panel-mounted).
|
|
|
- May be used as well for digital interface for external PLL loop.
|
... | ... | |