... | ... | @@ -207,9 +207,19 @@ alternative. |
|
|
|
|
|
### SATA
|
|
|
|
|
|
- Proposed Xilinx has only 8 GTX Transceivers max (4 used for PCIe, 1
|
|
|
for SFP, *only 3 left for FMC and SATA*), so should not have SATA
|
|
|
anymore?
|
|
|
- Cannot have SATA anymore?
|
|
|
- Proposed Xilinx has only 8 GTX Transceivers max (4 used for
|
|
|
PCIe, 1 for SFP, *only 3 left for FMC and SATA*)
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
- Liked to keep same two SATA connectors as on SPEC.
|
|
|
- Planned to be used on SPEC for daisy-chaining triggers between
|
|
|
SPECs with FMC-ADCs with modified gateware. However, until now
|
|
|
not used.
|
|
|
- Is a connector specifically for internal use (i.e., not
|
|
|
panel-mounted).
|
|
|
- May be used as well for digital interface for external PLL loop.
|
|
|
|
|
|
### PCB
|
|
|
|
... | ... | @@ -247,15 +257,6 @@ Some extra's that were on our list: |
|
|
|
|
|
## Accepted
|
|
|
|
|
|
### SATA
|
|
|
|
|
|
- Keep same SATA connectors as on SPEC.
|
|
|
- Is a connector specifically for internal use (i.e., not
|
|
|
panel-mounted).
|
|
|
- Planned to be used on SPEC for daisy-chaining triggers between
|
|
|
SPECs with FMC-ADCs with modified gateware.
|
|
|
- May be used as well for digital interface for external PLL loop
|
|
|
|
|
|
-----
|
|
|
|
|
|
## Rejected
|
... | ... | |