| ... | ... | @@ -8,7 +8,7 @@ SPEC7. |
|
|
|
|
|
|
|
### Aim and Use cases
|
|
|
|
|
|
|
|
#### NIKHEF/JRP, CERN: as high-precision PCIe and stand-alone White Rabbit design
|
|
|
|
#### NIKHEF/WRITE JRP, CERN: as high-precision PCIe and stand-alone White Rabbit design
|
|
|
|
|
|
|
|
\* Aim: new PCIe FMC carrier that is optimised as White Rabbit node with
|
|
|
|
a target frequency instability of 1e-13 over 100 sec.
|
| ... | ... | @@ -89,61 +89,20 @@ alternative. |
|
|
|
1. cost
|
|
|
|
2. performance
|
|
|
|
|
|
|
|
#### Single development
|
|
|
|
|
|
|
|
- Reduces development cost
|
|
|
|
- Say 100 KCHF development cost, divided by market of 1000 is 100
|
|
|
|
CHF per board extra available
|
|
|
|
- Developments made will be directly available for everyone instead of
|
|
|
|
needing to be ported, reducing largely efforts
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Under discussion
|
|
|
|
|
|
|
|
### FPGA family: Xilinx
|
|
|
|
|
|
|
|
#### Kintex 7 *"Optimized for Best Price-Performance"*
|
|
|
|
|
|
|
|
- [Xilinx All Programmable 7 Series Product Selection
|
|
|
|
Guide](https://www.xilinx.com/support/documentation/selection-guides/7-series-product-selection-guide.pdf#k7)
|
|
|
|
|
|
|
|
* FBG676 package allows 70T, 160T, 325T and 410T sizes on the same
|
|
|
|
footprint.
|
|
|
|
|
|
|
|
*\*
|
|
|
|
*[XC7K70T-2FBG676C](https://www.eciaauthorized.com/en/search/XC7K70T-2FBG676C):
|
|
|
|
(~180 Euro)**
|
|
|
|
|
|
|
|
*\*
|
|
|
|
*[XC7K160T-2FBG676C](https://www.eciaauthorized.com/en/search/XC7K160T-2FBG676C)
|
|
|
|
(~260 Euro)**
|
|
|
|
|
|
|
|
*\* cf.
|
|
|
|
[XC6SLX45T-3FGG484C](https://www.eciaauthorized.com/en/search/XC6SLX45T-3FGG484C)
|
|
|
|
on SPEC: (~84 Euro without STEP pricing)
|
|
|
|
|
|
|
|
*\* 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, 1 for FMC -
|
|
|
|
as on SPEC - and 2 for SATA).
|
|
|
|
|
|
|
|
* A 70T in FBG484 package cannot be used as has only 4 GTX
|
|
|
|
Transceivers (No need to check if can be used on footprint of FBG676)
|
|
|
|
|
|
|
|
* Smallest Kintex7 with 16 GTX transceivers:
|
|
|
|
[XC7K325T-2FBG900C](https://www.eciaauthorized.com/en/search/XC7K325T-2FBG900C)
|
|
|
|
(~1100
|
|
|
|
Euro)
|
|
|
|
|
|
|
|
#### Artix-7 *"Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth"*
|
|
|
|
|
|
|
|
* only if LPC
|
|
|
|
|
|
|
|
* FGG676 package allows 75T and 100T on same footprint.
|
|
|
|
|
|
|
|
*\*
|
|
|
|
[XC7A75T-2FGG676C](https://www.eciaauthorized.com/en/search/XC7A75T-2FGG676C)
|
|
|
|
(~125 Euro)
|
|
|
|
|
|
|
|
*\*
|
|
|
|
[XC7A100T-2FGG676C](https://www.eciaauthorized.com/en/search/XC7A100T-2FGG676C)
|
|
|
|
(~180 Euro)
|
|
|
|
|
|
|
|
* FBG484 package allows only 4 GTX transceivers (1 used for PCIe
|
|
|
|
1x(\!), 1 for SFP, 1 for FMC *as on SPEC* and only 1 for SATA instead of
|
|
|
|
2).
|
|
|
|
|
|
|
|
#### Zynq 7000 - with ARM Cortex-A9
|
|
|
|
|
|
|
|
- [Xilinx SoC
|
| ... | ... | @@ -156,6 +115,9 @@ Euro) |
|
|
|
|
|
|
|
* Xilinx is interested in this (via Sundance)
|
|
|
|
|
|
|
|
* Hardware/Software splitting is mature so will make the SPEC7 very
|
|
|
|
interesting
|
|
|
|
|
|
|
|
*
|
|
|
|
*[XC7Z035-2FBG676E](https://www.eciaauthorized.com/en/search/XC7Z035-2FBG676E)
|
|
|
|
(~1100 Euro)** (-2=faster, Extended temp range only, not available in
|
| ... | ... | @@ -199,23 +161,21 @@ versions in pin-compatible packages available |
|
|
|
|
|
|
|
*\* CLG485 package
|
|
|
|
|
|
|
|
#### Has Altera been considered?
|
|
|
|
|
|
|
|
- Most WR efforts are done on Xilinx
|
|
|
|
|
|
|
|
### FMC HPC or LPC
|
|
|
|
|
|
|
|
- use case for HPC
|
|
|
|
- HPC would be interesting for some applications like high-speed
|
|
|
|
ADCs where you need to go massively parallel to avoid too high
|
|
|
|
bandwidth requirements on the data lines.
|
|
|
|
- However, not additional GTX lines available (or two when would
|
|
|
|
- However, not additional GTX lines available (just two when will
|
|
|
|
not have SATA connectors anymore).
|
|
|
|
- Cannot fully populate HPC lines with proposed Xilinx package
|
|
|
|
(TBC)
|
|
|
|
- Cannot fully populate HPC lines with proposed Xilinx package and
|
|
|
|
with limited number of PCB layers
|
|
|
|
- Test and debug using a [Xilinx FMC-XM105 debug
|
|
|
|
card](https://www.xilinx.com/products/boards-and-kits/hw-fmc-xm105-g.html)
|
|
|
|
- *HPC: need new tests tools for production test*
|
|
|
|
- Check if possible to make compatible to
|
|
|
|
[VFC-HD](https://www.ohwr.org/project/vfc-hd/wikis/Description)
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
| ... | ... | @@ -230,29 +190,30 @@ versions in pin-compatible packages available |
|
|
|
- LPC ($12.68/connector), n layers, Kintex 70T FPGA
|
|
|
|
- HPC ($20.40/connector), n+2 layers (or more)
|
|
|
|
|
|
|
|
### FMC connector
|
|
|
|
|
|
|
|
- Vadj
|
|
|
|
- programmable IC, fixed 2.5V or just a few values and selection
|
|
|
|
with jumpers?
|
|
|
|
|
|
|
|
### Oscillators
|
|
|
|
|
|
|
|
- Connor-Winfield DOT050 VCTCXO
|
|
|
|
([DOT050V-020.0M](https://www.eciaauthorized.com/en/search/DOT050V-020.0M))
|
|
|
|
- Same as used on WRS Low-jitter daughterboard, (~22 Euro)
|
|
|
|
- Two Crystek oscillators suggested by Peter (~20 Euro each)
|
|
|
|
|
|
|
|
### RAM
|
|
|
|
|
|
|
|
- SO-DIMM socket for RAM
|
|
|
|
- SO-DIMM socket for RAM (less risk of obsolescence)
|
|
|
|
- Or directly assembled RAM IC?
|
|
|
|
- Use case: data memory for storing data coming from ADC card (e.g.
|
|
|
|
[fmc-adc-100m14b4cha](https://www.ohwr.org/project/fmc-adc-100m14b4cha/wiki))
|
|
|
|
- Concluded: No SO-DIMM as will take more PCB board space, less
|
|
|
|
reliable with connector
|
|
|
|
|
|
|
|
### FLASH storage
|
|
|
|
|
|
|
|
- MicroSD slot?
|
|
|
|
- eMMC ?
|
|
|
|
- Some slot for a card?
|
|
|
|
- Purpose: insert a new program into the card?
|
|
|
|
- UFS https://en.wikipedia.org/wikis/Universal_Flash_Storage :
|
|
|
|
new, and just takes a high-speed LVDS line
|
|
|
|
- MMC https://en.wikipedia.org/wikis/MultiMediaCard
|
|
|
|
- MicroSD https://en.wikipedia.org/wikis/Secure_Digital
|
|
|
|
|
|
|
|
### USB
|
|
|
|
|
| ... | ... | @@ -305,19 +266,6 @@ Some extra's that were on our list: |
|
|
|
|
|
|
|
## Accepted
|
|
|
|
|
|
|
|
### SATA
|
|
|
|
|
|
|
|
- Keep same two SATA connectors as on SPEC.
|
|
|
|
- Planned to be used on SPEC for daisy-chaining triggers between
|
|
|
|
SPECs with FMC-ADCs with modified gateware. However, no users
|
|
|
|
that we know of now (WRXI may use it, and external users
|
|
|
|
possibly?)
|
|
|
|
- Is a connector specifically for internal use (i.e., not
|
|
|
|
panel-mounted).
|
|
|
|
- 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, 1 for FMC - as
|
|
|
|
on SPEC - and 2 for SATA).**** May be used as well for digital
|
|
|
|
interface for external PLL loop.
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Rejected
|
| ... | ... | @@ -348,7 +296,92 @@ Some extra's that were on our list: |
|
|
|
(GLC-2BX-D) usually uses 1490nm to transmit signal and the
|
|
|
|
1310nm to receive signal".
|
|
|
|
|
|
|
|
### FPGA family
|
|
|
|
|
|
|
|
#### Kintex 7 *"Optimized for Best Price-Performance"*
|
|
|
|
|
|
|
|
- [Xilinx All Programmable 7 Series Product Selection
|
|
|
|
Guide](https://www.xilinx.com/support/documentation/selection-guides/7-series-product-selection-guide.pdf#k7)
|
|
|
|
|
|
|
|
* FBG676 package allows 70T, 160T, 325T and 410T sizes on the same
|
|
|
|
footprint.
|
|
|
|
|
|
|
|
*\*
|
|
|
|
*[XC7K70T-2FBG676C](https://www.eciaauthorized.com/en/search/XC7K70T-2FBG676C):
|
|
|
|
(~180 Euro)**
|
|
|
|
|
|
|
|
*\*
|
|
|
|
*[XC7K160T-2FBG676C](https://www.eciaauthorized.com/en/search/XC7K160T-2FBG676C)
|
|
|
|
(~260 Euro)**
|
|
|
|
|
|
|
|
*\* cf.
|
|
|
|
[XC6SLX45T-3FGG484C](https://www.eciaauthorized.com/en/search/XC6SLX45T-3FGG484C)
|
|
|
|
on SPEC: (~84 Euro without STEP pricing)
|
|
|
|
|
|
|
|
*\* 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, 1 for FMC -
|
|
|
|
as on SPEC - and 2 for SATA).
|
|
|
|
|
|
|
|
* A 70T in FBG484 package cannot be used as has only 4 GTX
|
|
|
|
Transceivers (No need to check if can be used on footprint of FBG676)
|
|
|
|
|
|
|
|
* Smallest Kintex7 with 16 GTX transceivers:
|
|
|
|
[XC7K325T-2FBG900C](https://www.eciaauthorized.com/en/search/XC7K325T-2FBG900C)
|
|
|
|
(~1100
|
|
|
|
Euro)
|
|
|
|
|
|
|
|
#### Artix-7 *"Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth"*
|
|
|
|
|
|
|
|
* Too slow
|
|
|
|
|
|
|
|
* only if LPC
|
|
|
|
|
|
|
|
* FGG676 package allows 75T and 100T on same footprint.
|
|
|
|
|
|
|
|
*\*
|
|
|
|
[XC7A75T-2FGG676C](https://www.eciaauthorized.com/en/search/XC7A75T-2FGG676C)
|
|
|
|
(~125 Euro)
|
|
|
|
|
|
|
|
*\*
|
|
|
|
[XC7A100T-2FGG676C](https://www.eciaauthorized.com/en/search/XC7A100T-2FGG676C)
|
|
|
|
(~180 Euro)
|
|
|
|
|
|
|
|
* FBG484 package allows only 4 GTX transceivers (1 used for PCIe
|
|
|
|
1x(\!), 1 for SFP, 1 for FMC *as on SPEC* and only 1 for SATA instead of
|
|
|
|
2).
|
|
|
|
|
|
|
|
#### Altera
|
|
|
|
|
|
|
|
- Most WR efforts are done on Xilinx
|
|
|
|
|
|
|
|
### FMC connector
|
|
|
|
|
|
|
|
- Vadj programmable IC or just a few values and selection with
|
|
|
|
jumpers?
|
|
|
|
- Fixed as decides Vio of FPGA, so can be fixed anyway
|
|
|
|
|
|
|
|
### SATA
|
|
|
|
|
|
|
|
- Keep same two SATA connectors as on SPEC.
|
|
|
|
- Planned to be used on SPEC for daisy-chaining triggers between
|
|
|
|
SPECs with FMC-ADCs with modified gateware. However, no users
|
|
|
|
that we know of now (WRXI may use it, and external users
|
|
|
|
possibly?)
|
|
|
|
- Is a connector specifically for internal use (i.e., not
|
|
|
|
panel-mounted).
|
|
|
|
- 8 GTX Transceivers max (4 used for PCIe, 1 for SFP, 1 for FMC - as
|
|
|
|
on SPEC - and 2 for SATA).**** May be used as well for digital
|
|
|
|
interface for external PLL loop.
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Remarks
|
|
|
|
|
|
|
|
- HPC: need new tests tools for production test
|
|
|
|
- How test SFP as SATA not 1 Gbps anymore and replaced by other
|
|
|
|
connector?
|
|
|
|
- How is HPC tested on VFC-HD?
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
31 January 2018
|
|
|
|
16 February 2018
|
|
|
|
|
