| ... | ... | @@ -118,7 +118,7 @@ board*](https://www.ohwr.org/project/spec/wiki) (shown)** |
|
|
|
- **1x tx-abscal**
|
|
|
|
- **10 MHz reference clock in/out**
|
|
|
|
- **PPS in/out**
|
|
|
|
- **1x GTX Tx/Rx (using 125 MHz reference clock; optional other when using Z035/Z045)**
|
|
|
|
- **1x GTX Tx/Rx (using 125 MHz reference clock; optional other reference clock when using Z035/Z045)**
|
|
|
|
- **1x spare**
|
|
|
|
- 1x connector for optional cooling fan
|
|
|
|
- FPGA configuration. The FPGA can optionally be programmed from:
|
| ... | ... | @@ -210,5 +210,5 @@ board*](https://www.ohwr.org/project/spec/wiki) (shown)** |
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
12 June 2019
|
|
|
|
18 June 2019
|
|
|
|
|
