Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
SPEC7 Processing System Software
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
SPEC7 Processing System Software
Commits
3977095e
Commit
3977095e
authored
Nov 15, 2020
by
Javier D. Garcia-Lasheras
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add temptative support for SPEC7
parent
d69f147c
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
12726 additions
and
0 deletions
+12726
-0
Makefile
arch/arm/dts/Makefile
+1
-0
zynq-spec7.dts
arch/arm/dts/zynq-spec7.dts
+98
-0
ps7_init_gpl.c
board/xilinx/zynq/zynq-spec7/ps7_init_gpl.c
+12542
-0
zynq_spec7_defconfig
configs/zynq_spec7_defconfig
+85
-0
No files found.
arch/arm/dts/Makefile
View file @
3977095e
...
...
@@ -151,6 +151,7 @@ dtb-$(CONFIG_ARCH_ZYNQ) += \
zynq-microzed.dtb
\
zynq-minized.dtb
\
zynq-picozed.dtb
\
zynq-spec7.dtb
\
zynq-syzygy-hub.dtb
\
zynq-topic-miami.dtb
\
zynq-topic-miamilite.dtb
\
...
...
arch/arm/dts/zynq-spec7.dts
0 → 100644
View file @
3977095e
//
SPDX
-
License
-
Identifier
:
GPL
-
2.0
+
/*
*
Copyright
(
C
)
2011
-
2015
Xilinx
*
Copyright
(
C
)
2012
National
Instruments
Corp
.
*
Copyright
(
C
)
2020
CERN
*/
/
dts
-
v1
/;
#
include
"zynq-7000.dtsi"
/
{
model
=
"Nikhef SPEC7 board"
;
compatible
=
"nikhef,zynq-spec7"
,
"xlnx,zynq-7000"
;
aliases
{
ethernet0
=
&
gem0
;
i2c0
=
&
i2c0
;
serial0
=
&
uart0
;
spi0
=
&
qspi
;
mmc0
=
&
sdhci0
;
usb0
=
&
usb0
;
};
memory
@
0
{
device_type
=
"memory"
;
reg
=
<
0x0
0x40000000
>;
};
chosen
{
bootargs
=
""
;
stdout
-
path
=
"serial0:115200n8"
;
xlnx
,
eeprom
=
&
eeprom
;
};
usb_phy0
:
phy0
@
e0002000
{
compatible
=
"ulpi-phy"
;
#
phy
-
cells
=
<
0
>;
reg
=
<
0xe0002000
0x1000
>;
view
-
port
=
<
0x0170
>;
drv
-
vbus
;
};
};
&
amba
{
ocm
:
sram
@
fffc0000
{
compatible
=
"mmio-sram"
;
reg
=
<
0xfffc0000
0x10000
>;
};
};
&
clkc
{
ps
-
clk
-
frequency
=
<
33333333
>;
};
&
gem0
{
status
=
"okay"
;
phy
-
mode
=
"rgmii-id"
;
phy
-
handle
=
<&
ethernet_phy
>;
phy
-
reset
-
gpio
=
<&
gpio0
49
0
>;
phy
-
reset
-
active
-
low
;
ethernet_phy
:
ethernet
-
phy
@
0
{
reg
=
<
0
>;
device_type
=
"ethernet-phy"
;
};
};
&
qspi
{
u
-
boot
,
dm
-
pre
-
reloc
;
status
=
"okay"
;
is
-
dual
=
<
0
>;
num
-
cs
=
<
1
>;
};
&
sdhci0
{
u
-
boot
,
dm
-
pre
-
reloc
;
status
=
"okay"
;
};
&
uart0
{
u
-
boot
,
dm
-
pre
-
reloc
;
status
=
"okay"
;
};
&
usb0
{
status
=
"okay"
;
dr_mode
=
"host"
;
usb
-
phy
=
<&
usb_phy0
>;
};
&
i2c0
{
status
=
"okay"
;
clock
-
frequency
=
<
200000
>;
eeprom
:
eeprom
@
50
{
compatible
=
"microchip,24aa02e48"
;
reg
=
<
0x50
>;
};
};
board/xilinx/zynq/zynq-spec7/ps7_init_gpl.c
0 → 100644
View file @
3977095e
This diff is collapsed.
Click to expand it.
configs/zynq_spec7_defconfig
0 → 100644
View file @
3977095e
CONFIG_ARM=y
CONFIG_ARCH_ZYNQ=y
CONFIG_SYS_TEXT_BASE=0x4000000
CONFIG_SPL=y
CONFIG_DEBUG_UART_BASE=0xe0000000
CONFIG_DEBUG_UART_CLOCK=50000000
CONFIG_IDENT_STRING=" Nikhef SPEC7"
CONFIG_SPL_STACK_R_ADDR=0x200000
CONFIG_DEBUG_UART=y
CONFIG_DISTRO_DEFAULTS=y
CONFIG_FIT=y
CONFIG_FIT_SIGNATURE=y
CONFIG_FIT_VERBOSE=y
CONFIG_IMAGE_FORMAT_LEGACY=y
CONFIG_SPL_STACK_R=y
CONFIG_SPL_OS_BOOT=y
CONFIG_SPL_SPI_LOAD=y
CONFIG_SYS_PROMPT="SPEC7> "
CONFIG_CMD_THOR_DOWNLOAD=y
CONFIG_CMD_MEMTEST=y
CONFIG_CMD_DFU=y
# CONFIG_CMD_FLASH is not set
CONFIG_CMD_FPGA_LOADBP=y
CONFIG_CMD_FPGA_LOADFS=y
CONFIG_CMD_FPGA_LOADMK=y
CONFIG_CMD_FPGA_LOADP=y
CONFIG_CMD_GPIO=y
CONFIG_CMD_I2C=y
CONFIG_CMD_MMC=y
CONFIG_CMD_SF=y
CONFIG_CMD_USB=y
# CONFIG_CMD_SETEXPR is not set
CONFIG_CMD_TFTPPUT=y
CONFIG_CMD_CACHE=y
CONFIG_CMD_EXT4_WRITE=y
CONFIG_DEFAULT_DEVICE_TREE="zynq-spec7"
CONFIG_ENV_IS_IN_SPI_FLASH=y
CONFIG_NET_RANDOM_ETHADDR=y
CONFIG_SPL_DM_SEQ_ALIAS=y
CONFIG_DFU_MMC=y
CONFIG_DFU_RAM=y
CONFIG_FPGA_XILINX=y
CONFIG_FPGA_ZYNQPL=y
CONFIG_DM_GPIO=y
CONFIG_MMC_SDHCI=y
CONFIG_MMC_SDHCI_ZYNQ=y
CONFIG_SPI_FLASH=y
CONFIG_SPI_FLASH_BAR=y
CONFIG_SF_DUAL_FLASH=y
CONFIG_SPI_FLASH_ISSI=y
CONFIG_SPI_FLASH_MACRONIX=y
CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_STMICRO=y
CONFIG_SPI_FLASH_WINBOND=y
CONFIG_PHY_MARVELL=y
CONFIG_PHY_REALTEK=y
CONFIG_PHY_XILINX=y
CONFIG_MII=y
CONFIG_ZYNQ_GEM=y
CONFIG_DEBUG_UART_ZYNQ=y
CONFIG_ZYNQ_SERIAL=y
CONFIG_ZYNQ_QSPI=y
CONFIG_USB=y
CONFIG_USB_EHCI_HCD=y
CONFIG_USB_ULPI_VIEWPORT=y
CONFIG_USB_ULPI=y
CONFIG_USB_GADGET=y
CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
CONFIG_USB_GADGET_VENDOR_NUM=0x03fd
CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
CONFIG_CI_UDC=y
CONFIG_USB_GADGET_DOWNLOAD=y
CONFIG_USB_FUNCTION_THOR=y
CONFIG_MISC=y
CONFIG_DM_I2C=y
CONFIG_SYS_I2C_CADENCE=y
CONFIG_I2C_EEPROM=y
CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0xFA
CONFIG_SYS_I2C_EEPROM_ADDR=0x50
CONFIG_SYS_I2C_EEPROM_BUS=0
CONFIG_SYS_EEPROM_SIZE=256
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=0
CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment