Commits · 79c7901f9582e2fece796571d87341b1c3926e55 · Projects / Simple PCIe FMC carrier SPEC · GitLab

Snippets Groups Projects

Jul 16, 2019
- spec template: use buildinfo · 79c7901f
  Tristan Gingold authored 5 years ago
  
  79c7901f
Jul 15, 2019
- spec template: re-indent. · 1f8f3af7
  Tristan Gingold authored 5 years ago
  
  1f8f3af7
- expose WR status and timecode interface · 6bf7784d
  Dimitris Lampridis authored 5 years ago and Tristan Gingold committed 5 years ago
  
  6bf7784d
- expose DDR WR FIFO empty flag · 24a9111d
  Dimitris Lampridis authored 5 years ago and Tristan Gingold committed 5 years ago
  
  24a9111d
- expose reference clk and reset, rework reset logic, add keep attributes. · 6d10688e
  Dimitris Lampridis authored 5 years ago and Tristan Gingold committed 5 years ago
  
  6d10688e
- add support for user interrupts · d696b8e7
  Dimitris Lampridis authored 5 years ago and Tristan Gingold committed 5 years ago
  
  d696b8e7
- add generic to select WR fabric interface · 4c16cb5f
  Dimitris Lampridis authored 5 years ago and Tristan Gingold committed 5 years ago
  
  4c16cb5f
- spec template: remove 0x prefixes in buildinfo. · 92ade1cd
  Tristan Gingold authored 5 years ago
  
  92ade1cd
- spec template: add buildinfo. · 1aa51431
  Tristan Gingold authored 5 years ago
  
  1aa51431
- template: reorder interrupts. · 47c8d80d
  Tristan Gingold authored 5 years ago
  
  47c8d80d
Jul 12, 2019
- spec_golden_wr: fix gpio loc. · 00e6892e
  Tristan Gingold authored 5 years ago
  
  00e6892e
Jul 11, 2019
- template_wr: use only the app_wb bus in the interface. · 5d4e9833
  Tristan Gingold authored 5 years ago
  
  5d4e9833
Jul 10, 2019
- ucf: TIG on wired lines. · 55fdafc3
  Tristan Gingold authored 5 years ago
  
  55fdafc3
- spec_template_wr: use xwb version of gennum core. · d06ca693
  Tristan Gingold authored 5 years ago
  
  d06ca693
- Renaming and reindentation. · b53f9f3d
  Tristan Gingold authored 5 years ago
  
  b53f9f3d
- Use the standard directory structure. · 79d5bdb3
  Tristan Gingold authored 5 years ago
  
  79d5bdb3
- template_wr: expose the WB bus. · f08912f0
  Tristan Gingold authored 5 years ago
  
  f08912f0
- template_wr: add ddr3 support. · 53ddb278
  Tristan Gingold authored 5 years ago
  
  53ddb278
- Change template registers map. · 25a56b99
  Tristan Gingold authored 5 years ago
  
  25a56b99
Jul 08, 2019
- spec_template_wr: fix clock. · 67ba287a
  Tristan Gingold authored 5 years ago
  
  67ba287a
Jun 25, 2019
- Add new templates. · fe08a601
  Tristan Gingold authored 5 years ago
  
  fe08a601
Jun 19, 2019
- Update ISE project. · ffb7e2a5
  Tristan Gingold authored 5 years ago
  
  ffb7e2a5
- spec template: add onewire. · 4f0da244
  Tristan Gingold authored 5 years ago
  
  4f0da244
Jun 18, 2019
- spec golden: add vic. · 04be750e
  Tristan Gingold authored 5 years ago
  
  04be750e
Jun 17, 2019
- Use the 'Convention' on the golden (WIP). · 951d9ba5
  Tristan Gingold authored 5 years ago
  
  951d9ba5
Sep 18, 2015
- hdl/golden: updating spec_init to use the latest gn4124-core · a465c3cc
  Greg Daniluk authored 9 years ago
  
  a465c3cc
- hdl/golden: updating Manifests · fcb49980
  Greg Daniluk authored 9 years ago
  
  fcb49980
Nov 15, 2013
- add SPI gpio to golden for accessing FLASH · 6fdc725f
  Greg Daniluk authored 11 years ago
  
  6fdc725f
- use git repository with gn4124-core · f3132a44
  Greg Daniluk authored 11 years ago
  
  f3132a44
Nov 20, 2012
- adding golden FPGA binary · 62fcd2fe
  Greg Daniluk authored 12 years ago
  
  62fcd2fe
Aug 11, 2011
- new version of ddr core. · c2fceb71
  Matthieu Cattin authored 13 years ago
  
  c2fceb71
Aug 09, 2011
- Update with new Gennum and DDR cores interfaces. · 19dd7856
  Matthieu Cattin authored 13 years ago
  
  19dd7856
Aug 03, 2011
- Add bitstream to repo. · 10a0730a
  Matthieu Cattin authored 13 years ago
  
  10a0730a
Jul 26, 2011
- Single access DDR controller test firmware. · 398a0c79
  Matthieu Cattin authored 13 years ago
  
  398a0c79
Jul 12, 2011
- Add manifests, rename top module and synthesis dir. · 475d238d
  Matthieu Cattin authored 13 years ago
  
  475d238d
Feb 24, 2011
- Add ise project for test_ddr design. · 59b14a51
  Matthieu Cattin authored 14 years ago
  
  59b14a51
- Add wbgen files for test_ddr design. · 4635a19a
  Matthieu Cattin authored 14 years ago
  
  4635a19a
- Add rtl dir for test_ddr design. · d744bbba
  Matthieu Cattin authored 14 years ago
  
  d744bbba
- Add test_ddr ucf · eb85d550
  Matthieu Cattin authored 14 years ago
  
  eb85d550
- No commit message · c8be4664
  Matthieu Cattin authored 14 years ago
  
  No commit message
  c8be4664