Skip to content

M
MasterFIP - Gateware
Commit 4c536a72 authored by Alén Arias Vázquez's avatar Alén Arias Vázquez 😎
Browse files
Options

added spi rmq bridge to the top

parent 687084a8
Hide whitespace changes
Inline Side-by-side
Showing with 6 additions and 3 deletions
rtl/Manifest.py
View file @ 4c536a72
......@@ -9,6 +9,7 @@ files = [
"masterfip_wbgen2_pkg.vhd",
"wf_package.vhd",
"spi_slave.vhd",
"mt_profip_translator.vhd"
"mt_profip_translator.vhd",
"spi_rmq_bridge.vhd"
]
top/svec/svec_masterfip_mt_urv.vhd
View file @ 4c536a72
......@@ -470,11 +470,13 @@ begin
-- MASTERFIP TRANSLATOR --
---------------------------------------------------------------------------------------------------
cmp_mt_profip_translator : entity work.mt_profip_translator
cmp_mt_profip_translator : entity work.spi_rmq_bridge
generic map(
g_data_width => 32,
g_cpol => 0,
g_cpha => 1)
g_cpha => 1,
g_CDC_ENABLE => 0
)
port map (
clk_i => clk_62m5_sys,
rst_n_i => local_reset_n,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment