• Cesar Prados's avatar
    irq_controller: irq line level-sensitive. There are two reasons for doing so: · b8a471f1
    Cesar Prados authored
        - compatibility with Wishbone and the VIC interrupt controller
        - possibility of losing an edge-triggered IRQ and hanging interrupts when
          different cores trigger interrupts very close to each other.
        The modified interrupter implements a retry mechanism, that is, if the IRQ line
        gets stuck for longer than certain period (g_retry_timeout), an IRQ cycle
        is repeated on the VME bus.
    
    signoff Tomas.W.
    b8a471f1
Name
Last commit
Last update
doc Loading commit data...
drv Loading commit data...
hdl Loading commit data...
Manifest.py Loading commit data...