Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
Hydra - a radiation-tolerant SoC
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Operate
Environments
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Hydra - a radiation-tolerant SoC
Wiki
Home
Home
· Changes
Page history
Specified: RISC-V CPU: uRV-core
authored
3 years ago
by
Erik van der Bij
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
home.md
+1
-1
1 addition, 1 deletion
home.md
with
1 addition
and
1 deletion
home.md
View page @
15e81a23
...
...
@@ -9,7 +9,7 @@ HydRA, acronym of Hydra-like Resilient Architecture, is a radiation-tolerant SoC
## Main Features
-
Gateware
-
RISC-V CPU
-
[
RISC-V CPU
: uRV-core
](
https://ohwr.org/project/urv-core/wikis
)
-
Clock speed: 50 MHz
-
ROM for code: 96 kByte
-
RAM: 64 kByte
...
...
This diff is collapsed.
Click to expand it.